Design and implementation of abacus switch

A scalable multicast ATM switch

H. Jonathan Chao, B. S. Choe, J. S. Park, N. Uzun

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper describes a new architecture for a multicast ATM switch scalable from a few tens to a few thousands of input ports. The switch, called Abacus switch, has a nonblocking switch fabric followed by small switch modules at the output ports and has buffers at input and output ports. A novel algorithm has been proposed to resolve output port contention while and achieves input buffers sharing, fairness among the input ports, and call splitting for multi-casting. The channel grouping mechanism is also adopted in the switch to reduce the hardware complexity and improve the switch's throughput, while the cell sequence integrity is preserved. A key component for building the Abacus switch called ATM Routing and Contention (ARC) chip has been implemented with CMOS 0.8-μm technology and tested to operate correctly at 240 Mbit/s. The performance study of the Abacus switch in throughput, average cell delay, and cell loss rate is also presented.

Original languageEnglish (US)
Title of host publicationConference Record / IEEE Global Telecommunications Conference
Editors Anon
PublisherIEEE
Pages854-861
Number of pages8
Volume2
StatePublished - 1996
EventProceedings of the 1996 IEEE Communications Theory Mini-Conference. Part 4 (of 4) - London, UK
Duration: Nov 18 1996Nov 22 1996

Other

OtherProceedings of the 1996 IEEE Communications Theory Mini-Conference. Part 4 (of 4)
CityLondon, UK
Period11/18/9611/22/96

Fingerprint

airborne thematic mapper
Automatic teller machines
Switches
routing
hardware
Throughput
Casting
Hardware

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Global and Planetary Change

Cite this

Chao, H. J., Choe, B. S., Park, J. S., & Uzun, N. (1996). Design and implementation of abacus switch: A scalable multicast ATM switch. In Anon (Ed.), Conference Record / IEEE Global Telecommunications Conference (Vol. 2, pp. 854-861). IEEE.

Design and implementation of abacus switch : A scalable multicast ATM switch. / Chao, H. Jonathan; Choe, B. S.; Park, J. S.; Uzun, N.

Conference Record / IEEE Global Telecommunications Conference. ed. / Anon. Vol. 2 IEEE, 1996. p. 854-861.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Chao, HJ, Choe, BS, Park, JS & Uzun, N 1996, Design and implementation of abacus switch: A scalable multicast ATM switch. in Anon (ed.), Conference Record / IEEE Global Telecommunications Conference. vol. 2, IEEE, pp. 854-861, Proceedings of the 1996 IEEE Communications Theory Mini-Conference. Part 4 (of 4), London, UK, 11/18/96.
Chao HJ, Choe BS, Park JS, Uzun N. Design and implementation of abacus switch: A scalable multicast ATM switch. In Anon, editor, Conference Record / IEEE Global Telecommunications Conference. Vol. 2. IEEE. 1996. p. 854-861
Chao, H. Jonathan ; Choe, B. S. ; Park, J. S. ; Uzun, N. / Design and implementation of abacus switch : A scalable multicast ATM switch. Conference Record / IEEE Global Telecommunications Conference. editor / Anon. Vol. 2 IEEE, 1996. pp. 854-861
@inproceedings{0f60b13d2f394ed39f5c407e97c96f5c,
title = "Design and implementation of abacus switch: A scalable multicast ATM switch",
abstract = "This paper describes a new architecture for a multicast ATM switch scalable from a few tens to a few thousands of input ports. The switch, called Abacus switch, has a nonblocking switch fabric followed by small switch modules at the output ports and has buffers at input and output ports. A novel algorithm has been proposed to resolve output port contention while and achieves input buffers sharing, fairness among the input ports, and call splitting for multi-casting. The channel grouping mechanism is also adopted in the switch to reduce the hardware complexity and improve the switch's throughput, while the cell sequence integrity is preserved. A key component for building the Abacus switch called ATM Routing and Contention (ARC) chip has been implemented with CMOS 0.8-μm technology and tested to operate correctly at 240 Mbit/s. The performance study of the Abacus switch in throughput, average cell delay, and cell loss rate is also presented.",
author = "Chao, {H. Jonathan} and Choe, {B. S.} and Park, {J. S.} and N. Uzun",
year = "1996",
language = "English (US)",
volume = "2",
pages = "854--861",
editor = "Anon",
booktitle = "Conference Record / IEEE Global Telecommunications Conference",
publisher = "IEEE",

}

TY - GEN

T1 - Design and implementation of abacus switch

T2 - A scalable multicast ATM switch

AU - Chao, H. Jonathan

AU - Choe, B. S.

AU - Park, J. S.

AU - Uzun, N.

PY - 1996

Y1 - 1996

N2 - This paper describes a new architecture for a multicast ATM switch scalable from a few tens to a few thousands of input ports. The switch, called Abacus switch, has a nonblocking switch fabric followed by small switch modules at the output ports and has buffers at input and output ports. A novel algorithm has been proposed to resolve output port contention while and achieves input buffers sharing, fairness among the input ports, and call splitting for multi-casting. The channel grouping mechanism is also adopted in the switch to reduce the hardware complexity and improve the switch's throughput, while the cell sequence integrity is preserved. A key component for building the Abacus switch called ATM Routing and Contention (ARC) chip has been implemented with CMOS 0.8-μm technology and tested to operate correctly at 240 Mbit/s. The performance study of the Abacus switch in throughput, average cell delay, and cell loss rate is also presented.

AB - This paper describes a new architecture for a multicast ATM switch scalable from a few tens to a few thousands of input ports. The switch, called Abacus switch, has a nonblocking switch fabric followed by small switch modules at the output ports and has buffers at input and output ports. A novel algorithm has been proposed to resolve output port contention while and achieves input buffers sharing, fairness among the input ports, and call splitting for multi-casting. The channel grouping mechanism is also adopted in the switch to reduce the hardware complexity and improve the switch's throughput, while the cell sequence integrity is preserved. A key component for building the Abacus switch called ATM Routing and Contention (ARC) chip has been implemented with CMOS 0.8-μm technology and tested to operate correctly at 240 Mbit/s. The performance study of the Abacus switch in throughput, average cell delay, and cell loss rate is also presented.

UR - http://www.scopus.com/inward/record.url?scp=0030374307&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0030374307&partnerID=8YFLogxK

M3 - Conference contribution

VL - 2

SP - 854

EP - 861

BT - Conference Record / IEEE Global Telecommunications Conference

A2 - Anon, null

PB - IEEE

ER -