CYSEP - A cyber-security processor for 10GBPS networks and beyond

H. Jonathan Chao, Ramesh Karri, Wing Cheong Lau

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

In this paper, we describe the architecture of a Cyber-Security Processor (CYSEP) which can serve as a key module for enhancing security for high-speed networks/systems. The CYSEP supports, at wire-speed, four major functions, namely, firewall/ intrusion detection, encryption/decryption, message authentication, and distributed denial of service (DDoS) attack protection. The CYSEP is to be implemented on an application-specific integrated circuit (ASIC) with the state-of-art CMOS 0.18-mircron technology and expected to operate at 10 Gbps or higher. Massive parallelism and pipelining technique are to be employed in the ASIC to achieve the 10 Gbps wire-speed operation.

Original languageEnglish (US)
Title of host publicationMILCOM 2004 - 2004 IEEE Military Communications Conference
Pages1114-1122
Number of pages9
Volume2
StatePublished - 2004
EventMILCOM 2004 - 2004 IEEE Military Communications Conference - Monterey, CA, United States
Duration: Oct 31 2004Nov 3 2004

Other

OtherMILCOM 2004 - 2004 IEEE Military Communications Conference
CountryUnited States
CityMonterey, CA
Period10/31/0411/3/04

Fingerprint

Application specific integrated circuits
Wire
HIgh speed networks
Intrusion detection
Authentication
Cryptography
Denial-of-service attack

ASJC Scopus subject areas

  • Civil and Structural Engineering
  • Electrical and Electronic Engineering

Cite this

Chao, H. J., Karri, R., & Lau, W. C. (2004). CYSEP - A cyber-security processor for 10GBPS networks and beyond. In MILCOM 2004 - 2004 IEEE Military Communications Conference (Vol. 2, pp. 1114-1122)

CYSEP - A cyber-security processor for 10GBPS networks and beyond. / Chao, H. Jonathan; Karri, Ramesh; Lau, Wing Cheong.

MILCOM 2004 - 2004 IEEE Military Communications Conference. Vol. 2 2004. p. 1114-1122.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Chao, HJ, Karri, R & Lau, WC 2004, CYSEP - A cyber-security processor for 10GBPS networks and beyond. in MILCOM 2004 - 2004 IEEE Military Communications Conference. vol. 2, pp. 1114-1122, MILCOM 2004 - 2004 IEEE Military Communications Conference, Monterey, CA, United States, 10/31/04.
Chao HJ, Karri R, Lau WC. CYSEP - A cyber-security processor for 10GBPS networks and beyond. In MILCOM 2004 - 2004 IEEE Military Communications Conference. Vol. 2. 2004. p. 1114-1122
Chao, H. Jonathan ; Karri, Ramesh ; Lau, Wing Cheong. / CYSEP - A cyber-security processor for 10GBPS networks and beyond. MILCOM 2004 - 2004 IEEE Military Communications Conference. Vol. 2 2004. pp. 1114-1122
@inproceedings{f3b0e224d14d4477b48b1a5b58f66e51,
title = "CYSEP - A cyber-security processor for 10GBPS networks and beyond",
abstract = "In this paper, we describe the architecture of a Cyber-Security Processor (CYSEP) which can serve as a key module for enhancing security for high-speed networks/systems. The CYSEP supports, at wire-speed, four major functions, namely, firewall/ intrusion detection, encryption/decryption, message authentication, and distributed denial of service (DDoS) attack protection. The CYSEP is to be implemented on an application-specific integrated circuit (ASIC) with the state-of-art CMOS 0.18-mircron technology and expected to operate at 10 Gbps or higher. Massive parallelism and pipelining technique are to be employed in the ASIC to achieve the 10 Gbps wire-speed operation.",
author = "Chao, {H. Jonathan} and Ramesh Karri and Lau, {Wing Cheong}",
year = "2004",
language = "English (US)",
volume = "2",
pages = "1114--1122",
booktitle = "MILCOM 2004 - 2004 IEEE Military Communications Conference",

}

TY - GEN

T1 - CYSEP - A cyber-security processor for 10GBPS networks and beyond

AU - Chao, H. Jonathan

AU - Karri, Ramesh

AU - Lau, Wing Cheong

PY - 2004

Y1 - 2004

N2 - In this paper, we describe the architecture of a Cyber-Security Processor (CYSEP) which can serve as a key module for enhancing security for high-speed networks/systems. The CYSEP supports, at wire-speed, four major functions, namely, firewall/ intrusion detection, encryption/decryption, message authentication, and distributed denial of service (DDoS) attack protection. The CYSEP is to be implemented on an application-specific integrated circuit (ASIC) with the state-of-art CMOS 0.18-mircron technology and expected to operate at 10 Gbps or higher. Massive parallelism and pipelining technique are to be employed in the ASIC to achieve the 10 Gbps wire-speed operation.

AB - In this paper, we describe the architecture of a Cyber-Security Processor (CYSEP) which can serve as a key module for enhancing security for high-speed networks/systems. The CYSEP supports, at wire-speed, four major functions, namely, firewall/ intrusion detection, encryption/decryption, message authentication, and distributed denial of service (DDoS) attack protection. The CYSEP is to be implemented on an application-specific integrated circuit (ASIC) with the state-of-art CMOS 0.18-mircron technology and expected to operate at 10 Gbps or higher. Massive parallelism and pipelining technique are to be employed in the ASIC to achieve the 10 Gbps wire-speed operation.

UR - http://www.scopus.com/inward/record.url?scp=27744489607&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=27744489607&partnerID=8YFLogxK

M3 - Conference contribution

AN - SCOPUS:27744489607

VL - 2

SP - 1114

EP - 1122

BT - MILCOM 2004 - 2004 IEEE Military Communications Conference

ER -