Customized locking of IP blocks on a multi-million-gate SoC

Abhrajit Sengupta, Mohammed Nabeel, Mohammed Ashraf, Ozgur Sinanoglu

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Abstract

    Reliance on off-site untrusted fabrication facilities has given rise to several threats such as intellectual property (IP) piracy, overbuilding and hardware Trojans. Logic locking is a promising defense technique against such malicious activities that is effected at the silicon layer. Over the past decade, several logic locking defenses and attacks have been presented, thereby, enhancing the state-of-the-art. Nevertheless, there has been little research aiming to demonstrate the applicability of logic locking with large-scale multi-million-gate industrial designs consisting of multiple IP blocks with different security requirements. In this work, we take on this challenge to successfully lock a multi-million-gate system-on-chip (SoC) provided by DARPA by taking it all the way to GDSII layout. We analyze how specific features, constraints, and security requirements of an IP block can be leveraged to lock its functionality in the most appropriate way. We show that the blocks of an SoC can be locked in a customized manner at 0.5%, 15.3%, and 1.5% chip-level overhead in power, performance, and area, respectively.

    Original languageEnglish (US)
    Title of host publication2018 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2018 - Digest of Technical Papers
    PublisherInstitute of Electrical and Electronics Engineers Inc.
    ISBN (Electronic)9781450359504
    DOIs
    StatePublished - Nov 5 2018
    Event37th IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2018 - San Diego, United States
    Duration: Nov 5 2018Nov 8 2018

    Other

    Other37th IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2018
    CountryUnited States
    CitySan Diego
    Period11/5/1811/8/18

    Fingerprint

    Intellectual property
    Product design
    Hardware
    Fabrication
    Silicon
    Intellectual property core
    System-on-chip

    Keywords

    • IP piracy
    • logic locking
    • system-on-chip
    • VLSI testing

    ASJC Scopus subject areas

    • Software
    • Computer Science Applications
    • Computer Graphics and Computer-Aided Design

    Cite this

    Sengupta, A., Nabeel, M., Ashraf, M., & Sinanoglu, O. (2018). Customized locking of IP blocks on a multi-million-gate SoC. In 2018 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2018 - Digest of Technical Papers [a59] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1145/3240765.3243467

    Customized locking of IP blocks on a multi-million-gate SoC. / Sengupta, Abhrajit; Nabeel, Mohammed; Ashraf, Mohammed; Sinanoglu, Ozgur.

    2018 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2018 - Digest of Technical Papers. Institute of Electrical and Electronics Engineers Inc., 2018. a59.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Sengupta, A, Nabeel, M, Ashraf, M & Sinanoglu, O 2018, Customized locking of IP blocks on a multi-million-gate SoC. in 2018 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2018 - Digest of Technical Papers., a59, Institute of Electrical and Electronics Engineers Inc., 37th IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2018, San Diego, United States, 11/5/18. https://doi.org/10.1145/3240765.3243467
    Sengupta A, Nabeel M, Ashraf M, Sinanoglu O. Customized locking of IP blocks on a multi-million-gate SoC. In 2018 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2018 - Digest of Technical Papers. Institute of Electrical and Electronics Engineers Inc. 2018. a59 https://doi.org/10.1145/3240765.3243467
    Sengupta, Abhrajit ; Nabeel, Mohammed ; Ashraf, Mohammed ; Sinanoglu, Ozgur. / Customized locking of IP blocks on a multi-million-gate SoC. 2018 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2018 - Digest of Technical Papers. Institute of Electrical and Electronics Engineers Inc., 2018.
    @inproceedings{f3d3510f8486407588745287f330ce08,
    title = "Customized locking of IP blocks on a multi-million-gate SoC",
    abstract = "Reliance on off-site untrusted fabrication facilities has given rise to several threats such as intellectual property (IP) piracy, overbuilding and hardware Trojans. Logic locking is a promising defense technique against such malicious activities that is effected at the silicon layer. Over the past decade, several logic locking defenses and attacks have been presented, thereby, enhancing the state-of-the-art. Nevertheless, there has been little research aiming to demonstrate the applicability of logic locking with large-scale multi-million-gate industrial designs consisting of multiple IP blocks with different security requirements. In this work, we take on this challenge to successfully lock a multi-million-gate system-on-chip (SoC) provided by DARPA by taking it all the way to GDSII layout. We analyze how specific features, constraints, and security requirements of an IP block can be leveraged to lock its functionality in the most appropriate way. We show that the blocks of an SoC can be locked in a customized manner at 0.5{\%}, 15.3{\%}, and 1.5{\%} chip-level overhead in power, performance, and area, respectively.",
    keywords = "IP piracy, logic locking, system-on-chip, VLSI testing",
    author = "Abhrajit Sengupta and Mohammed Nabeel and Mohammed Ashraf and Ozgur Sinanoglu",
    year = "2018",
    month = "11",
    day = "5",
    doi = "10.1145/3240765.3243467",
    language = "English (US)",
    booktitle = "2018 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2018 - Digest of Technical Papers",
    publisher = "Institute of Electrical and Electronics Engineers Inc.",

    }

    TY - GEN

    T1 - Customized locking of IP blocks on a multi-million-gate SoC

    AU - Sengupta, Abhrajit

    AU - Nabeel, Mohammed

    AU - Ashraf, Mohammed

    AU - Sinanoglu, Ozgur

    PY - 2018/11/5

    Y1 - 2018/11/5

    N2 - Reliance on off-site untrusted fabrication facilities has given rise to several threats such as intellectual property (IP) piracy, overbuilding and hardware Trojans. Logic locking is a promising defense technique against such malicious activities that is effected at the silicon layer. Over the past decade, several logic locking defenses and attacks have been presented, thereby, enhancing the state-of-the-art. Nevertheless, there has been little research aiming to demonstrate the applicability of logic locking with large-scale multi-million-gate industrial designs consisting of multiple IP blocks with different security requirements. In this work, we take on this challenge to successfully lock a multi-million-gate system-on-chip (SoC) provided by DARPA by taking it all the way to GDSII layout. We analyze how specific features, constraints, and security requirements of an IP block can be leveraged to lock its functionality in the most appropriate way. We show that the blocks of an SoC can be locked in a customized manner at 0.5%, 15.3%, and 1.5% chip-level overhead in power, performance, and area, respectively.

    AB - Reliance on off-site untrusted fabrication facilities has given rise to several threats such as intellectual property (IP) piracy, overbuilding and hardware Trojans. Logic locking is a promising defense technique against such malicious activities that is effected at the silicon layer. Over the past decade, several logic locking defenses and attacks have been presented, thereby, enhancing the state-of-the-art. Nevertheless, there has been little research aiming to demonstrate the applicability of logic locking with large-scale multi-million-gate industrial designs consisting of multiple IP blocks with different security requirements. In this work, we take on this challenge to successfully lock a multi-million-gate system-on-chip (SoC) provided by DARPA by taking it all the way to GDSII layout. We analyze how specific features, constraints, and security requirements of an IP block can be leveraged to lock its functionality in the most appropriate way. We show that the blocks of an SoC can be locked in a customized manner at 0.5%, 15.3%, and 1.5% chip-level overhead in power, performance, and area, respectively.

    KW - IP piracy

    KW - logic locking

    KW - system-on-chip

    KW - VLSI testing

    UR - http://www.scopus.com/inward/record.url?scp=85058177958&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=85058177958&partnerID=8YFLogxK

    U2 - 10.1145/3240765.3243467

    DO - 10.1145/3240765.3243467

    M3 - Conference contribution

    BT - 2018 IEEE/ACM International Conference on Computer-Aided Design, ICCAD 2018 - Digest of Technical Papers

    PB - Institute of Electrical and Electronics Engineers Inc.

    ER -