Building Trustworthy Systems Using Untrusted Components: A High-Level Synthesis Approach

Jeyavijayan Rajendran, Ozgur Sinanoglu, Ramesh Karri

Research output: Contribution to journalArticle

Abstract

Trustworthiness of system-on-chip designs is undermined by malicious logic (Trojans) in third-party intellectual properties (3PIPs). In this paper, duplication, diversity, and isolation principles have been extended to detect build trustworthy systems using untrusted, potentially Trojan-infected 3PIPs. We use a diverse set of vendors to prevent collusions between the 3PIPs from the same vendor. We identify design constraints for Trojan detection to achieving detection, collusion prevention, and isolating the Trojan-infected 3PIP, and incorporate them during high-level synthesis. In addition, we develop techniques to reduce the number of vendors. The effectiveness of the proposed techniques is validated using the high-level synthesis benchmarks.

Original languageEnglish (US)
JournalIEEE Transactions on Very Large Scale Integration (VLSI) Systems
DOIs
StateAccepted/In press - Apr 11 2016

Fingerprint

Intellectual property
High level synthesis
System-on-chip

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Hardware and Architecture
  • Software

Cite this

@article{e92ede48f9c741c9ab60b055166d0d20,
title = "Building Trustworthy Systems Using Untrusted Components: A High-Level Synthesis Approach",
abstract = "Trustworthiness of system-on-chip designs is undermined by malicious logic (Trojans) in third-party intellectual properties (3PIPs). In this paper, duplication, diversity, and isolation principles have been extended to detect build trustworthy systems using untrusted, potentially Trojan-infected 3PIPs. We use a diverse set of vendors to prevent collusions between the 3PIPs from the same vendor. We identify design constraints for Trojan detection to achieving detection, collusion prevention, and isolating the Trojan-infected 3PIP, and incorporate them during high-level synthesis. In addition, we develop techniques to reduce the number of vendors. The effectiveness of the proposed techniques is validated using the high-level synthesis benchmarks.",
author = "Jeyavijayan Rajendran and Ozgur Sinanoglu and Ramesh Karri",
year = "2016",
month = "4",
day = "11",
doi = "10.1109/TVLSI.2016.2530092",
language = "English (US)",
journal = "IEEE Transactions on Very Large Scale Integration (VLSI) Systems",
issn = "1063-8210",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - Building Trustworthy Systems Using Untrusted Components

T2 - A High-Level Synthesis Approach

AU - Rajendran, Jeyavijayan

AU - Sinanoglu, Ozgur

AU - Karri, Ramesh

PY - 2016/4/11

Y1 - 2016/4/11

N2 - Trustworthiness of system-on-chip designs is undermined by malicious logic (Trojans) in third-party intellectual properties (3PIPs). In this paper, duplication, diversity, and isolation principles have been extended to detect build trustworthy systems using untrusted, potentially Trojan-infected 3PIPs. We use a diverse set of vendors to prevent collusions between the 3PIPs from the same vendor. We identify design constraints for Trojan detection to achieving detection, collusion prevention, and isolating the Trojan-infected 3PIP, and incorporate them during high-level synthesis. In addition, we develop techniques to reduce the number of vendors. The effectiveness of the proposed techniques is validated using the high-level synthesis benchmarks.

AB - Trustworthiness of system-on-chip designs is undermined by malicious logic (Trojans) in third-party intellectual properties (3PIPs). In this paper, duplication, diversity, and isolation principles have been extended to detect build trustworthy systems using untrusted, potentially Trojan-infected 3PIPs. We use a diverse set of vendors to prevent collusions between the 3PIPs from the same vendor. We identify design constraints for Trojan detection to achieving detection, collusion prevention, and isolating the Trojan-infected 3PIP, and incorporate them during high-level synthesis. In addition, we develop techniques to reduce the number of vendors. The effectiveness of the proposed techniques is validated using the high-level synthesis benchmarks.

UR - http://www.scopus.com/inward/record.url?scp=84963542529&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84963542529&partnerID=8YFLogxK

U2 - 10.1109/TVLSI.2016.2530092

DO - 10.1109/TVLSI.2016.2530092

M3 - Article

AN - SCOPUS:84963542529

JO - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

JF - IEEE Transactions on Very Large Scale Integration (VLSI) Systems

SN - 1063-8210

ER -