Autonomous yet deterministic test of SOC cores

Ozgur Sinanoglu, Alex Orailoglu

Research output: Contribution to journalConference article

Abstract

Increased core test parallelism translates into reduced SOC test application time; yet the availability of a limited number of tester channels hampers this parallelism. Furthermore, the test vectors to be delivered into core scan chains need to be stored in the tester memory, imposing considerable costs on SOC tests. In this paper, we propose an SOC test methodology delivering all the benefits of core self-test, while ensuring fault coverage levels identical to those attained in deterministic test. In the proposed methodology, a single LFSR broadcasts pseudo-random patterns to each core; the LFSR patterns are transformed into the actual test vectors of a core while they are being shifted into the core scan chain. The transformation is realized through the logic gates inserted between the core scan cells. The efficacy and the cost-effectiveness of the proposed methodology reflects into significantly reduced test costs.

Original languageEnglish (US)
Pages (from-to)1359-1368
Number of pages10
JournalProceedings - International Test Conference
StatePublished - Dec 1 2004
EventProceedings - International Test Conference 2004 - Charlotte, NC, United States
Duration: Oct 26 2004Oct 28 2004

Fingerprint

Logic gates
Cost effectiveness
Costs
Availability
Data storage equipment
Linear Feedback Shift Register
Parallelism
Methodology
Cost-effectiveness
Broadcast
Efficacy
Coverage
Fault
Logic
Cell

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Autonomous yet deterministic test of SOC cores. / Sinanoglu, Ozgur; Orailoglu, Alex.

In: Proceedings - International Test Conference, 01.12.2004, p. 1359-1368.

Research output: Contribution to journalConference article

@article{eda471764c0e4d809df2666971a59fbc,
title = "Autonomous yet deterministic test of SOC cores",
abstract = "Increased core test parallelism translates into reduced SOC test application time; yet the availability of a limited number of tester channels hampers this parallelism. Furthermore, the test vectors to be delivered into core scan chains need to be stored in the tester memory, imposing considerable costs on SOC tests. In this paper, we propose an SOC test methodology delivering all the benefits of core self-test, while ensuring fault coverage levels identical to those attained in deterministic test. In the proposed methodology, a single LFSR broadcasts pseudo-random patterns to each core; the LFSR patterns are transformed into the actual test vectors of a core while they are being shifted into the core scan chain. The transformation is realized through the logic gates inserted between the core scan cells. The efficacy and the cost-effectiveness of the proposed methodology reflects into significantly reduced test costs.",
author = "Ozgur Sinanoglu and Alex Orailoglu",
year = "2004",
month = "12",
day = "1",
language = "English (US)",
pages = "1359--1368",
journal = "IEEE International Test Conference (TC)",
issn = "1089-3539",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - JOUR

T1 - Autonomous yet deterministic test of SOC cores

AU - Sinanoglu, Ozgur

AU - Orailoglu, Alex

PY - 2004/12/1

Y1 - 2004/12/1

N2 - Increased core test parallelism translates into reduced SOC test application time; yet the availability of a limited number of tester channels hampers this parallelism. Furthermore, the test vectors to be delivered into core scan chains need to be stored in the tester memory, imposing considerable costs on SOC tests. In this paper, we propose an SOC test methodology delivering all the benefits of core self-test, while ensuring fault coverage levels identical to those attained in deterministic test. In the proposed methodology, a single LFSR broadcasts pseudo-random patterns to each core; the LFSR patterns are transformed into the actual test vectors of a core while they are being shifted into the core scan chain. The transformation is realized through the logic gates inserted between the core scan cells. The efficacy and the cost-effectiveness of the proposed methodology reflects into significantly reduced test costs.

AB - Increased core test parallelism translates into reduced SOC test application time; yet the availability of a limited number of tester channels hampers this parallelism. Furthermore, the test vectors to be delivered into core scan chains need to be stored in the tester memory, imposing considerable costs on SOC tests. In this paper, we propose an SOC test methodology delivering all the benefits of core self-test, while ensuring fault coverage levels identical to those attained in deterministic test. In the proposed methodology, a single LFSR broadcasts pseudo-random patterns to each core; the LFSR patterns are transformed into the actual test vectors of a core while they are being shifted into the core scan chain. The transformation is realized through the logic gates inserted between the core scan cells. The efficacy and the cost-effectiveness of the proposed methodology reflects into significantly reduced test costs.

UR - http://www.scopus.com/inward/record.url?scp=18144401340&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=18144401340&partnerID=8YFLogxK

M3 - Conference article

AN - SCOPUS:18144401340

SP - 1359

EP - 1368

JO - IEEE International Test Conference (TC)

JF - IEEE International Test Conference (TC)

SN - 1089-3539

ER -