Architecture designs of a large-capacity Abacus ATM switch

H. Jonathan Chao, Jin Soo Park

Research output: Chapter in Book/Report/Conference proceedingChapter

Abstract

The Abacus switch we proposed has size limitation due to excessive routing delay in the switch fabric. Here, we suggest three different approaches to increase the capacity of the Abacus switch to, for instance, 1 Tb/s with existing CMOS technology. The first approach uses a memoryless multi-stage concentration network (MMCN), which reduces the routing delay and increases the capacity of the Abacus switch. The second approach uses a buffered multi-stage concentration network (BMCN), which uses a funnel concept and an input-buffered concentration modules (CMs) to relax the memory speed constraint. A new priority assignment scheme is proposed for the input-buffered CM to maintain the cell sequence of a virtual connection. The third approach allows the arbitration cycle exceeding a cell slot and thus resequences cells at the output ports. It is proved that the maximum degree of out-of-sequence is bounded in the worst case.

Original languageEnglish (US)
Title of host publicationConference Record / IEEE Global Telecommunications Conference
PublisherIEEE
Pages369-374
Number of pages6
Volume1
StatePublished - 1998
EventProceedings of the IEEE GLOBECOM 1998 - The Bridge to the Global Integration - Sydney, NSW, Aust
Duration: Nov 8 1998Nov 12 1998

Other

OtherProceedings of the IEEE GLOBECOM 1998 - The Bridge to the Global Integration
CitySydney, NSW, Aust
Period11/8/9811/12/98

Fingerprint

airborne thematic mapper
Automatic teller machines
Switches
routing
Data storage equipment

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Global and Planetary Change

Cite this

Chao, H. J., & Park, J. S. (1998). Architecture designs of a large-capacity Abacus ATM switch. In Conference Record / IEEE Global Telecommunications Conference (Vol. 1, pp. 369-374). IEEE.

Architecture designs of a large-capacity Abacus ATM switch. / Chao, H. Jonathan; Park, Jin Soo.

Conference Record / IEEE Global Telecommunications Conference. Vol. 1 IEEE, 1998. p. 369-374.

Research output: Chapter in Book/Report/Conference proceedingChapter

Chao, HJ & Park, JS 1998, Architecture designs of a large-capacity Abacus ATM switch. in Conference Record / IEEE Global Telecommunications Conference. vol. 1, IEEE, pp. 369-374, Proceedings of the IEEE GLOBECOM 1998 - The Bridge to the Global Integration, Sydney, NSW, Aust, 11/8/98.
Chao HJ, Park JS. Architecture designs of a large-capacity Abacus ATM switch. In Conference Record / IEEE Global Telecommunications Conference. Vol. 1. IEEE. 1998. p. 369-374
Chao, H. Jonathan ; Park, Jin Soo. / Architecture designs of a large-capacity Abacus ATM switch. Conference Record / IEEE Global Telecommunications Conference. Vol. 1 IEEE, 1998. pp. 369-374
@inbook{35d13da438c640f68c02f39fb584b797,
title = "Architecture designs of a large-capacity Abacus ATM switch",
abstract = "The Abacus switch we proposed has size limitation due to excessive routing delay in the switch fabric. Here, we suggest three different approaches to increase the capacity of the Abacus switch to, for instance, 1 Tb/s with existing CMOS technology. The first approach uses a memoryless multi-stage concentration network (MMCN), which reduces the routing delay and increases the capacity of the Abacus switch. The second approach uses a buffered multi-stage concentration network (BMCN), which uses a funnel concept and an input-buffered concentration modules (CMs) to relax the memory speed constraint. A new priority assignment scheme is proposed for the input-buffered CM to maintain the cell sequence of a virtual connection. The third approach allows the arbitration cycle exceeding a cell slot and thus resequences cells at the output ports. It is proved that the maximum degree of out-of-sequence is bounded in the worst case.",
author = "Chao, {H. Jonathan} and Park, {Jin Soo}",
year = "1998",
language = "English (US)",
volume = "1",
pages = "369--374",
booktitle = "Conference Record / IEEE Global Telecommunications Conference",
publisher = "IEEE",

}

TY - CHAP

T1 - Architecture designs of a large-capacity Abacus ATM switch

AU - Chao, H. Jonathan

AU - Park, Jin Soo

PY - 1998

Y1 - 1998

N2 - The Abacus switch we proposed has size limitation due to excessive routing delay in the switch fabric. Here, we suggest three different approaches to increase the capacity of the Abacus switch to, for instance, 1 Tb/s with existing CMOS technology. The first approach uses a memoryless multi-stage concentration network (MMCN), which reduces the routing delay and increases the capacity of the Abacus switch. The second approach uses a buffered multi-stage concentration network (BMCN), which uses a funnel concept and an input-buffered concentration modules (CMs) to relax the memory speed constraint. A new priority assignment scheme is proposed for the input-buffered CM to maintain the cell sequence of a virtual connection. The third approach allows the arbitration cycle exceeding a cell slot and thus resequences cells at the output ports. It is proved that the maximum degree of out-of-sequence is bounded in the worst case.

AB - The Abacus switch we proposed has size limitation due to excessive routing delay in the switch fabric. Here, we suggest three different approaches to increase the capacity of the Abacus switch to, for instance, 1 Tb/s with existing CMOS technology. The first approach uses a memoryless multi-stage concentration network (MMCN), which reduces the routing delay and increases the capacity of the Abacus switch. The second approach uses a buffered multi-stage concentration network (BMCN), which uses a funnel concept and an input-buffered concentration modules (CMs) to relax the memory speed constraint. A new priority assignment scheme is proposed for the input-buffered CM to maintain the cell sequence of a virtual connection. The third approach allows the arbitration cycle exceeding a cell slot and thus resequences cells at the output ports. It is proved that the maximum degree of out-of-sequence is bounded in the worst case.

UR - http://www.scopus.com/inward/record.url?scp=0032263676&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032263676&partnerID=8YFLogxK

M3 - Chapter

AN - SCOPUS:0032263676

VL - 1

SP - 369

EP - 374

BT - Conference Record / IEEE Global Telecommunications Conference

PB - IEEE

ER -