ARC

An ATM routing and concentration chip

H. Jonathan Chao, Necdet Uzun

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

We have proposed a new architecture for building a scalable multicast ATM switch from a few tens to a few thousands of input/output ports. The switch, called the Abacus switch, employs input and output buffering scheme. Cell replication, cell routing, and output contention resolution are all performed in a distributed way so that the switch can be scaled up to a large size. The switch can also handle multiple priority traffic by routing cells according to their priority levels. This paper describes a key ASIC chip for building the Abacus switch. The chip, called the ARC (ATM Routing and Concentration) chip, contains a two-dimensional array (32×32) of switch elements that are arranged in a cross-bar structure. The ARC chip has been designed and fabricated using 0.8-μm CMOS technology and tested to operate correctly at 240 MHz.

Original languageEnglish (US)
Title of host publicationInternational Symposium on VLSI Technology, Systems, and Applications, Proceedings
PublisherIEEE
Pages102-107
Number of pages6
StatePublished - 1997
EventProceedings of the 1997 International Symposium on VLSI Technology, Systems, and Applications - Taipei, China
Duration: Jun 3 1997Jun 5 1997

Other

OtherProceedings of the 1997 International Symposium on VLSI Technology, Systems, and Applications
CityTaipei, China
Period6/3/976/5/97

Fingerprint

Automatic teller machines
Switches
Application specific integrated circuits

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Chao, H. J., & Uzun, N. (1997). ARC: An ATM routing and concentration chip. In International Symposium on VLSI Technology, Systems, and Applications, Proceedings (pp. 102-107). IEEE.

ARC : An ATM routing and concentration chip. / Chao, H. Jonathan; Uzun, Necdet.

International Symposium on VLSI Technology, Systems, and Applications, Proceedings. IEEE, 1997. p. 102-107.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Chao, HJ & Uzun, N 1997, ARC: An ATM routing and concentration chip. in International Symposium on VLSI Technology, Systems, and Applications, Proceedings. IEEE, pp. 102-107, Proceedings of the 1997 International Symposium on VLSI Technology, Systems, and Applications, Taipei, China, 6/3/97.
Chao HJ, Uzun N. ARC: An ATM routing and concentration chip. In International Symposium on VLSI Technology, Systems, and Applications, Proceedings. IEEE. 1997. p. 102-107
Chao, H. Jonathan ; Uzun, Necdet. / ARC : An ATM routing and concentration chip. International Symposium on VLSI Technology, Systems, and Applications, Proceedings. IEEE, 1997. pp. 102-107
@inproceedings{461715f382664694a8ae9ca3760b08f5,
title = "ARC: An ATM routing and concentration chip",
abstract = "We have proposed a new architecture for building a scalable multicast ATM switch from a few tens to a few thousands of input/output ports. The switch, called the Abacus switch, employs input and output buffering scheme. Cell replication, cell routing, and output contention resolution are all performed in a distributed way so that the switch can be scaled up to a large size. The switch can also handle multiple priority traffic by routing cells according to their priority levels. This paper describes a key ASIC chip for building the Abacus switch. The chip, called the ARC (ATM Routing and Concentration) chip, contains a two-dimensional array (32×32) of switch elements that are arranged in a cross-bar structure. The ARC chip has been designed and fabricated using 0.8-μm CMOS technology and tested to operate correctly at 240 MHz.",
author = "Chao, {H. Jonathan} and Necdet Uzun",
year = "1997",
language = "English (US)",
pages = "102--107",
booktitle = "International Symposium on VLSI Technology, Systems, and Applications, Proceedings",
publisher = "IEEE",

}

TY - GEN

T1 - ARC

T2 - An ATM routing and concentration chip

AU - Chao, H. Jonathan

AU - Uzun, Necdet

PY - 1997

Y1 - 1997

N2 - We have proposed a new architecture for building a scalable multicast ATM switch from a few tens to a few thousands of input/output ports. The switch, called the Abacus switch, employs input and output buffering scheme. Cell replication, cell routing, and output contention resolution are all performed in a distributed way so that the switch can be scaled up to a large size. The switch can also handle multiple priority traffic by routing cells according to their priority levels. This paper describes a key ASIC chip for building the Abacus switch. The chip, called the ARC (ATM Routing and Concentration) chip, contains a two-dimensional array (32×32) of switch elements that are arranged in a cross-bar structure. The ARC chip has been designed and fabricated using 0.8-μm CMOS technology and tested to operate correctly at 240 MHz.

AB - We have proposed a new architecture for building a scalable multicast ATM switch from a few tens to a few thousands of input/output ports. The switch, called the Abacus switch, employs input and output buffering scheme. Cell replication, cell routing, and output contention resolution are all performed in a distributed way so that the switch can be scaled up to a large size. The switch can also handle multiple priority traffic by routing cells according to their priority levels. This paper describes a key ASIC chip for building the Abacus switch. The chip, called the ARC (ATM Routing and Concentration) chip, contains a two-dimensional array (32×32) of switch elements that are arranged in a cross-bar structure. The ARC chip has been designed and fabricated using 0.8-μm CMOS technology and tested to operate correctly at 240 MHz.

UR - http://www.scopus.com/inward/record.url?scp=0030692185&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0030692185&partnerID=8YFLogxK

M3 - Conference contribution

SP - 102

EP - 107

BT - International Symposium on VLSI Technology, Systems, and Applications, Proceedings

PB - IEEE

ER -