Application of serial transformations in scan-based SOC test for test cost reduction

Ozgur Sinanoglu, Alex Orailoglu

Research output: Contribution to journalArticle

Abstract

Increased core test parallelism translates into reduced System On a Chip (SOC) test application time. Yet, the availability of a limited number of tester channels hampers this parallelism. Furthermore, the test vectors to be delivered into core scan chains need to be stored in the tester memory, imposing considerable costs on SOC tests. In this paper, a pair of SOC test methodologies delivering enhanced core test access, while ensuring fault coverage levels identical to those attained in deterministic test are proposed. In the first proposed methodology, namely the self yet deterministic core test approach, a single Linear Feedback Shift Register (LFSR) broadcasts pseudo-random patterns to each core. The LFSR patterns are transformed into the actual test vectors of a core while they are being shifted into the core scan chain. In the other proposed approach, namely the pipelined core test approach, the response of the preceding core is transmuted into the test vector of the next core during shift cycles. In both approaches, the transformation is realized through the logic gates inserted seamlessly between the core scan cells during shift cycles. The efficacy and the cost-effectiveness of the proposed methodologies reflects into significantly reduced test costs.

Original languageEnglish (US)
Pages (from-to)167-195
Number of pages29
JournalKuwait Journal of Science and Engineering
Volume36
Issue number1 B
StatePublished - Jun 1 2009

Fingerprint

Cost reduction
Shift registers
Feedback
Logic gates
Cost effectiveness
Costs
Availability
Data storage equipment

Keywords

  • Core-based soc test
  • Scan-based testing
  • Serial transformations
  • Test data volume
  • Test time

ASJC Scopus subject areas

  • General

Cite this

Application of serial transformations in scan-based SOC test for test cost reduction. / Sinanoglu, Ozgur; Orailoglu, Alex.

In: Kuwait Journal of Science and Engineering, Vol. 36, No. 1 B, 01.06.2009, p. 167-195.

Research output: Contribution to journalArticle

@article{be653faeb10847f8a33d4dbee4aab063,
title = "Application of serial transformations in scan-based SOC test for test cost reduction",
abstract = "Increased core test parallelism translates into reduced System On a Chip (SOC) test application time. Yet, the availability of a limited number of tester channels hampers this parallelism. Furthermore, the test vectors to be delivered into core scan chains need to be stored in the tester memory, imposing considerable costs on SOC tests. In this paper, a pair of SOC test methodologies delivering enhanced core test access, while ensuring fault coverage levels identical to those attained in deterministic test are proposed. In the first proposed methodology, namely the self yet deterministic core test approach, a single Linear Feedback Shift Register (LFSR) broadcasts pseudo-random patterns to each core. The LFSR patterns are transformed into the actual test vectors of a core while they are being shifted into the core scan chain. In the other proposed approach, namely the pipelined core test approach, the response of the preceding core is transmuted into the test vector of the next core during shift cycles. In both approaches, the transformation is realized through the logic gates inserted seamlessly between the core scan cells during shift cycles. The efficacy and the cost-effectiveness of the proposed methodologies reflects into significantly reduced test costs.",
keywords = "Core-based soc test, Scan-based testing, Serial transformations, Test data volume, Test time",
author = "Ozgur Sinanoglu and Alex Orailoglu",
year = "2009",
month = "6",
day = "1",
language = "English (US)",
volume = "36",
pages = "167--195",
journal = "Kuwait Journal of Science and Engineering",
issn = "1024-8684",
publisher = "Kuwait University",
number = "1 B",

}

TY - JOUR

T1 - Application of serial transformations in scan-based SOC test for test cost reduction

AU - Sinanoglu, Ozgur

AU - Orailoglu, Alex

PY - 2009/6/1

Y1 - 2009/6/1

N2 - Increased core test parallelism translates into reduced System On a Chip (SOC) test application time. Yet, the availability of a limited number of tester channels hampers this parallelism. Furthermore, the test vectors to be delivered into core scan chains need to be stored in the tester memory, imposing considerable costs on SOC tests. In this paper, a pair of SOC test methodologies delivering enhanced core test access, while ensuring fault coverage levels identical to those attained in deterministic test are proposed. In the first proposed methodology, namely the self yet deterministic core test approach, a single Linear Feedback Shift Register (LFSR) broadcasts pseudo-random patterns to each core. The LFSR patterns are transformed into the actual test vectors of a core while they are being shifted into the core scan chain. In the other proposed approach, namely the pipelined core test approach, the response of the preceding core is transmuted into the test vector of the next core during shift cycles. In both approaches, the transformation is realized through the logic gates inserted seamlessly between the core scan cells during shift cycles. The efficacy and the cost-effectiveness of the proposed methodologies reflects into significantly reduced test costs.

AB - Increased core test parallelism translates into reduced System On a Chip (SOC) test application time. Yet, the availability of a limited number of tester channels hampers this parallelism. Furthermore, the test vectors to be delivered into core scan chains need to be stored in the tester memory, imposing considerable costs on SOC tests. In this paper, a pair of SOC test methodologies delivering enhanced core test access, while ensuring fault coverage levels identical to those attained in deterministic test are proposed. In the first proposed methodology, namely the self yet deterministic core test approach, a single Linear Feedback Shift Register (LFSR) broadcasts pseudo-random patterns to each core. The LFSR patterns are transformed into the actual test vectors of a core while they are being shifted into the core scan chain. In the other proposed approach, namely the pipelined core test approach, the response of the preceding core is transmuted into the test vector of the next core during shift cycles. In both approaches, the transformation is realized through the logic gates inserted seamlessly between the core scan cells during shift cycles. The efficacy and the cost-effectiveness of the proposed methodologies reflects into significantly reduced test costs.

KW - Core-based soc test

KW - Scan-based testing

KW - Serial transformations

KW - Test data volume

KW - Test time

UR - http://www.scopus.com/inward/record.url?scp=79960833717&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=79960833717&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:79960833717

VL - 36

SP - 167

EP - 195

JO - Kuwait Journal of Science and Engineering

JF - Kuwait Journal of Science and Engineering

SN - 1024-8684

IS - 1 B

ER -