An Energy-Efficient Memristive Threshold Logic Circuit

Jeyavijayan Rajendran, Harika Manem, Ramesh Karri, Garrett S. Rose

Research output: Contribution to journalArticle

Abstract

Researchers have claimed that the memristor, the fourth fundamental circuit element, can be used for computing. In this work, we utilize memristors as weights in the realization of low-power Field Programmable Gate Arrays (FPGAs) using threshold logic which is necessary not only for low power embedded systems, but also realizing biological applications using threshold logic. Boolean functions, which are subsets of threshold functions, can be implemented using the proposed Memristive Threshold Logic (MTL) gate, whose functionality can be configured by changing the weights (memristance). A CAD framework is also developed to map the weights of a threshold gate to corresponding memristance values and synthesize logic circuits using MTL gates. Performance of the MTL gates at the circuit and logic levels is also evaluated using this CAD framework using ISCAS-85 combinational benchmarking circuits. This work also provides solutions based on device options and refreshing memristance, against drift in memristance, which can be a potential problem during operation. Comparisons with the existing CMOS look-up-table (LUT) and capacitor threshold logic (CTL) gates show that MTL gates exhibit less energy-delay product by at least 90 percent.

Original languageEnglish (US)
Pages (from-to)474-487
Number of pages14
JournalIEEE Transactions on Computers
Volume61
Issue number4
DOIs
StatePublished - Apr 12 2012

Fingerprint

Threshold logic
Logic circuits
Energy Efficient
Logic gates
Logic
Memristors
Networks (circuits)
Computer aided design
Boolean functions
Benchmarking
Set theory
Threshold Function
Embedded systems
Potential Problems
Look-up Table
Field programmable gate arrays (FPGA)
Capacitor
Capacitors
Boolean Functions
Embedded Systems

ASJC Scopus subject areas

  • Theoretical Computer Science
  • Software
  • Hardware and Architecture
  • Computational Theory and Mathematics

Cite this

An Energy-Efficient Memristive Threshold Logic Circuit. / Rajendran, Jeyavijayan; Manem, Harika; Karri, Ramesh; Rose, Garrett S.

In: IEEE Transactions on Computers, Vol. 61, No. 4, 12.04.2012, p. 474-487.

Research output: Contribution to journalArticle

Rajendran, Jeyavijayan ; Manem, Harika ; Karri, Ramesh ; Rose, Garrett S. / An Energy-Efficient Memristive Threshold Logic Circuit. In: IEEE Transactions on Computers. 2012 ; Vol. 61, No. 4. pp. 474-487.
@article{15b8fc5ee1b94088b6e4f5596604b933,
title = "An Energy-Efficient Memristive Threshold Logic Circuit",
abstract = "Researchers have claimed that the memristor, the fourth fundamental circuit element, can be used for computing. In this work, we utilize memristors as weights in the realization of low-power Field Programmable Gate Arrays (FPGAs) using threshold logic which is necessary not only for low power embedded systems, but also realizing biological applications using threshold logic. Boolean functions, which are subsets of threshold functions, can be implemented using the proposed Memristive Threshold Logic (MTL) gate, whose functionality can be configured by changing the weights (memristance). A CAD framework is also developed to map the weights of a threshold gate to corresponding memristance values and synthesize logic circuits using MTL gates. Performance of the MTL gates at the circuit and logic levels is also evaluated using this CAD framework using ISCAS-85 combinational benchmarking circuits. This work also provides solutions based on device options and refreshing memristance, against drift in memristance, which can be a potential problem during operation. Comparisons with the existing CMOS look-up-table (LUT) and capacitor threshold logic (CTL) gates show that MTL gates exhibit less energy-delay product by at least 90 percent.",
author = "Jeyavijayan Rajendran and Harika Manem and Ramesh Karri and Rose, {Garrett S.}",
year = "2012",
month = "4",
day = "12",
doi = "10.1109/TC.2011.26",
language = "English (US)",
volume = "61",
pages = "474--487",
journal = "IEEE Transactions on Computers",
issn = "0018-9340",
publisher = "IEEE Computer Society",
number = "4",

}

TY - JOUR

T1 - An Energy-Efficient Memristive Threshold Logic Circuit

AU - Rajendran, Jeyavijayan

AU - Manem, Harika

AU - Karri, Ramesh

AU - Rose, Garrett S.

PY - 2012/4/12

Y1 - 2012/4/12

N2 - Researchers have claimed that the memristor, the fourth fundamental circuit element, can be used for computing. In this work, we utilize memristors as weights in the realization of low-power Field Programmable Gate Arrays (FPGAs) using threshold logic which is necessary not only for low power embedded systems, but also realizing biological applications using threshold logic. Boolean functions, which are subsets of threshold functions, can be implemented using the proposed Memristive Threshold Logic (MTL) gate, whose functionality can be configured by changing the weights (memristance). A CAD framework is also developed to map the weights of a threshold gate to corresponding memristance values and synthesize logic circuits using MTL gates. Performance of the MTL gates at the circuit and logic levels is also evaluated using this CAD framework using ISCAS-85 combinational benchmarking circuits. This work also provides solutions based on device options and refreshing memristance, against drift in memristance, which can be a potential problem during operation. Comparisons with the existing CMOS look-up-table (LUT) and capacitor threshold logic (CTL) gates show that MTL gates exhibit less energy-delay product by at least 90 percent.

AB - Researchers have claimed that the memristor, the fourth fundamental circuit element, can be used for computing. In this work, we utilize memristors as weights in the realization of low-power Field Programmable Gate Arrays (FPGAs) using threshold logic which is necessary not only for low power embedded systems, but also realizing biological applications using threshold logic. Boolean functions, which are subsets of threshold functions, can be implemented using the proposed Memristive Threshold Logic (MTL) gate, whose functionality can be configured by changing the weights (memristance). A CAD framework is also developed to map the weights of a threshold gate to corresponding memristance values and synthesize logic circuits using MTL gates. Performance of the MTL gates at the circuit and logic levels is also evaluated using this CAD framework using ISCAS-85 combinational benchmarking circuits. This work also provides solutions based on device options and refreshing memristance, against drift in memristance, which can be a potential problem during operation. Comparisons with the existing CMOS look-up-table (LUT) and capacitor threshold logic (CTL) gates show that MTL gates exhibit less energy-delay product by at least 90 percent.

UR - http://www.scopus.com/inward/record.url?scp=85008544016&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85008544016&partnerID=8YFLogxK

U2 - 10.1109/TC.2011.26

DO - 10.1109/TC.2011.26

M3 - Article

AN - SCOPUS:85008544016

VL - 61

SP - 474

EP - 487

JO - IEEE Transactions on Computers

JF - IEEE Transactions on Computers

SN - 0018-9340

IS - 4

ER -