Algorithm level RE-computing with shifted operands - a register transfer level concurrent error detection technique

Kaijie Wu, Ramesh Karri

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Re-computing with Shifted Operands (RESO) is a logic level time redundancy based concurrent error detection (CED) technique. In RESO, logic level operations (and, nand, etc) are carried out twice - once on the basic input and once on the shifted input. Results from these two operations are compared to detect an error. Although using RESO operators in register transfer level (RTL) designs is straightforward, it entails time and area overhead. We developed an RT level CED technique called Algorithm level Re-computing with Shifted Operands (ARESO). ARESO does not use specialized RESO operators. Rather, it exploits RT level scheduling, pipelining, operator chaining, and multi-cycling to incorporate user specified error detection latencies. ARESO supports hardware vs. performance vs. error detection latency trade-offs. ARESO has been validated on practical design examples using Synopsys Behavior Compiler.

Original languageEnglish (US)
Title of host publicationIEEE International Test Conference (TC)
PublisherIEEE
Pages971-978
Number of pages8
StatePublished - 2000

Fingerprint

Error detection
Redundancy
Mathematical operators
Scheduling
Hardware

ASJC Scopus subject areas

  • Hardware and Architecture
  • Electrical and Electronic Engineering
  • Electronic, Optical and Magnetic Materials

Cite this

Algorithm level RE-computing with shifted operands - a register transfer level concurrent error detection technique. / Wu, Kaijie; Karri, Ramesh.

IEEE International Test Conference (TC). IEEE, 2000. p. 971-978.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

@inproceedings{6eec0c0dfbe24276b9bfb852749a4fb4,
title = "Algorithm level RE-computing with shifted operands - a register transfer level concurrent error detection technique",
abstract = "Re-computing with Shifted Operands (RESO) is a logic level time redundancy based concurrent error detection (CED) technique. In RESO, logic level operations (and, nand, etc) are carried out twice - once on the basic input and once on the shifted input. Results from these two operations are compared to detect an error. Although using RESO operators in register transfer level (RTL) designs is straightforward, it entails time and area overhead. We developed an RT level CED technique called Algorithm level Re-computing with Shifted Operands (ARESO). ARESO does not use specialized RESO operators. Rather, it exploits RT level scheduling, pipelining, operator chaining, and multi-cycling to incorporate user specified error detection latencies. ARESO supports hardware vs. performance vs. error detection latency trade-offs. ARESO has been validated on practical design examples using Synopsys Behavior Compiler.",
author = "Kaijie Wu and Ramesh Karri",
year = "2000",
language = "English (US)",
pages = "971--978",
booktitle = "IEEE International Test Conference (TC)",
publisher = "IEEE",

}

TY - GEN

T1 - Algorithm level RE-computing with shifted operands - a register transfer level concurrent error detection technique

AU - Wu, Kaijie

AU - Karri, Ramesh

PY - 2000

Y1 - 2000

N2 - Re-computing with Shifted Operands (RESO) is a logic level time redundancy based concurrent error detection (CED) technique. In RESO, logic level operations (and, nand, etc) are carried out twice - once on the basic input and once on the shifted input. Results from these two operations are compared to detect an error. Although using RESO operators in register transfer level (RTL) designs is straightforward, it entails time and area overhead. We developed an RT level CED technique called Algorithm level Re-computing with Shifted Operands (ARESO). ARESO does not use specialized RESO operators. Rather, it exploits RT level scheduling, pipelining, operator chaining, and multi-cycling to incorporate user specified error detection latencies. ARESO supports hardware vs. performance vs. error detection latency trade-offs. ARESO has been validated on practical design examples using Synopsys Behavior Compiler.

AB - Re-computing with Shifted Operands (RESO) is a logic level time redundancy based concurrent error detection (CED) technique. In RESO, logic level operations (and, nand, etc) are carried out twice - once on the basic input and once on the shifted input. Results from these two operations are compared to detect an error. Although using RESO operators in register transfer level (RTL) designs is straightforward, it entails time and area overhead. We developed an RT level CED technique called Algorithm level Re-computing with Shifted Operands (ARESO). ARESO does not use specialized RESO operators. Rather, it exploits RT level scheduling, pipelining, operator chaining, and multi-cycling to incorporate user specified error detection latencies. ARESO supports hardware vs. performance vs. error detection latency trade-offs. ARESO has been validated on practical design examples using Synopsys Behavior Compiler.

UR - http://www.scopus.com/inward/record.url?scp=0034478806&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0034478806&partnerID=8YFLogxK

M3 - Conference contribution

SP - 971

EP - 978

BT - IEEE International Test Conference (TC)

PB - IEEE

ER -