Adaptive reduction of the frequency search space for multi-vdd digital circuits

Chandra K.H. Suresh, Ender Yilmaz, Sule Ozev, Ozgur Sinanoglu

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Increasing process variations, coupled with the need for highly adaptable circuits, bring about tough new challenges in terms of circuit testing. Circuit adaptation for process and workload variability require costly characterization/test cycles for each chip, in order to extract particular Vdd/fmax behavior of the die under test. This paper aims at adaptively reducing the search space for fmax at multiple levels by reusing the information previously obtained from the DUT during test-time. The proposed adaptive solution reduces the test/characterization time and costs at no area or test overhead.

Original languageEnglish (US)
Title of host publicationProceedings - Design, Automation and Test in Europe, DATE 2013
Pages292-295
Number of pages4
StatePublished - Oct 21 2013
Event16th Design, Automation and Test in Europe Conference and Exhibition, DATE 2013 - Grenoble, France
Duration: Mar 18 2013Mar 22 2013

Other

Other16th Design, Automation and Test in Europe Conference and Exhibition, DATE 2013
CountryFrance
CityGrenoble
Period3/18/133/22/13

Fingerprint

Digital circuits
Networks (circuits)
Testing
Costs

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Suresh, C. K. H., Yilmaz, E., Ozev, S., & Sinanoglu, O. (2013). Adaptive reduction of the frequency search space for multi-vdd digital circuits. In Proceedings - Design, Automation and Test in Europe, DATE 2013 (pp. 292-295). [6513518]

Adaptive reduction of the frequency search space for multi-vdd digital circuits. / Suresh, Chandra K.H.; Yilmaz, Ender; Ozev, Sule; Sinanoglu, Ozgur.

Proceedings - Design, Automation and Test in Europe, DATE 2013. 2013. p. 292-295 6513518.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Suresh, CKH, Yilmaz, E, Ozev, S & Sinanoglu, O 2013, Adaptive reduction of the frequency search space for multi-vdd digital circuits. in Proceedings - Design, Automation and Test in Europe, DATE 2013., 6513518, pp. 292-295, 16th Design, Automation and Test in Europe Conference and Exhibition, DATE 2013, Grenoble, France, 3/18/13.
Suresh CKH, Yilmaz E, Ozev S, Sinanoglu O. Adaptive reduction of the frequency search space for multi-vdd digital circuits. In Proceedings - Design, Automation and Test in Europe, DATE 2013. 2013. p. 292-295. 6513518
Suresh, Chandra K.H. ; Yilmaz, Ender ; Ozev, Sule ; Sinanoglu, Ozgur. / Adaptive reduction of the frequency search space for multi-vdd digital circuits. Proceedings - Design, Automation and Test in Europe, DATE 2013. 2013. pp. 292-295
@inproceedings{b06dcdadc5854b06a43f9eea182c29f7,
title = "Adaptive reduction of the frequency search space for multi-vdd digital circuits",
abstract = "Increasing process variations, coupled with the need for highly adaptable circuits, bring about tough new challenges in terms of circuit testing. Circuit adaptation for process and workload variability require costly characterization/test cycles for each chip, in order to extract particular Vdd/fmax behavior of the die under test. This paper aims at adaptively reducing the search space for fmax at multiple levels by reusing the information previously obtained from the DUT during test-time. The proposed adaptive solution reduces the test/characterization time and costs at no area or test overhead.",
author = "Suresh, {Chandra K.H.} and Ender Yilmaz and Sule Ozev and Ozgur Sinanoglu",
year = "2013",
month = "10",
day = "21",
language = "English (US)",
isbn = "9783981537000",
pages = "292--295",
booktitle = "Proceedings - Design, Automation and Test in Europe, DATE 2013",

}

TY - GEN

T1 - Adaptive reduction of the frequency search space for multi-vdd digital circuits

AU - Suresh, Chandra K.H.

AU - Yilmaz, Ender

AU - Ozev, Sule

AU - Sinanoglu, Ozgur

PY - 2013/10/21

Y1 - 2013/10/21

N2 - Increasing process variations, coupled with the need for highly adaptable circuits, bring about tough new challenges in terms of circuit testing. Circuit adaptation for process and workload variability require costly characterization/test cycles for each chip, in order to extract particular Vdd/fmax behavior of the die under test. This paper aims at adaptively reducing the search space for fmax at multiple levels by reusing the information previously obtained from the DUT during test-time. The proposed adaptive solution reduces the test/characterization time and costs at no area or test overhead.

AB - Increasing process variations, coupled with the need for highly adaptable circuits, bring about tough new challenges in terms of circuit testing. Circuit adaptation for process and workload variability require costly characterization/test cycles for each chip, in order to extract particular Vdd/fmax behavior of the die under test. This paper aims at adaptively reducing the search space for fmax at multiple levels by reusing the information previously obtained from the DUT during test-time. The proposed adaptive solution reduces the test/characterization time and costs at no area or test overhead.

UR - http://www.scopus.com/inward/record.url?scp=84885576738&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84885576738&partnerID=8YFLogxK

M3 - Conference contribution

SN - 9783981537000

SP - 292

EP - 295

BT - Proceedings - Design, Automation and Test in Europe, DATE 2013

ER -