Adaptive Reduction of the Frequency Search Space for Multi-Vdd Digital Circuits Using Variation Sensitive Ring Oscillators

Chandra K.H. Suresh, Sule Ozev, Ozgur Sinanoglu

Research output: Contribution to journalArticle

Abstract

Increasing process variations, coupled with the need for highly adaptable circuits, bring about tough new challenges regarding circuit testing. Circuit adaptation for process and workload variability require costly characterization/test cycles for each chip, to extract particular Vdd/fmax behavior of the device under test (DUT). Consequently, the test cost associated with frequency binning and the fmax search is significant. This cost is further increased for chips that support dynamic voltage scaling, necessitating the calibration of fmax at multiple Vdd levels. In order to reduce this burden, we propose an adaptive statistical technique to reduce the fmax search space across multiple Vdd levels by reusing the information previously obtained from the DUT during test-time. The proposed solution employs statistical relations between the speed of the ring oscillators sensitive to different process parameters and speed of the DUT as well as the correlation between the DUT speeds at multiple Vdd levels in improving the prediction of the DUT's fmax. The proposed adaptive solution reduces the test/characterization time and cost at no area or test overhead; such an approach is being explored for the first time to the best of our knowledge. Experiments on a set of ISCAS benchmarks show up to 8x improvement in adaptively reducing the search space for fmax at multiple Vdd levels.

Original languageEnglish (US)
Article number7577778
JournalIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
VolumePP
Issue number99
DOIs
StatePublished - Jan 1 2016

Fingerprint

Digital circuits
Networks (circuits)
Costs
Calibration
Testing
Experiments

ASJC Scopus subject areas

  • Software
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

@article{93369729e83743d7bf849c0be6c8124e,
title = "Adaptive Reduction of the Frequency Search Space for Multi-Vdd Digital Circuits Using Variation Sensitive Ring Oscillators",
abstract = "Increasing process variations, coupled with the need for highly adaptable circuits, bring about tough new challenges regarding circuit testing. Circuit adaptation for process and workload variability require costly characterization/test cycles for each chip, to extract particular Vdd/fmax behavior of the device under test (DUT). Consequently, the test cost associated with frequency binning and the fmax search is significant. This cost is further increased for chips that support dynamic voltage scaling, necessitating the calibration of fmax at multiple Vdd levels. In order to reduce this burden, we propose an adaptive statistical technique to reduce the fmax search space across multiple Vdd levels by reusing the information previously obtained from the DUT during test-time. The proposed solution employs statistical relations between the speed of the ring oscillators sensitive to different process parameters and speed of the DUT as well as the correlation between the DUT speeds at multiple Vdd levels in improving the prediction of the DUT's fmax. The proposed adaptive solution reduces the test/characterization time and cost at no area or test overhead; such an approach is being explored for the first time to the best of our knowledge. Experiments on a set of ISCAS benchmarks show up to 8x improvement in adaptively reducing the search space for fmax at multiple Vdd levels.",
author = "Suresh, {Chandra K.H.} and Sule Ozev and Ozgur Sinanoglu",
year = "2016",
month = "1",
day = "1",
doi = "10.1109/TCAD.2016.2613925",
language = "English (US)",
volume = "PP",
journal = "IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems",
issn = "0278-0070",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "99",

}

TY - JOUR

T1 - Adaptive Reduction of the Frequency Search Space for Multi-Vdd Digital Circuits Using Variation Sensitive Ring Oscillators

AU - Suresh, Chandra K.H.

AU - Ozev, Sule

AU - Sinanoglu, Ozgur

PY - 2016/1/1

Y1 - 2016/1/1

N2 - Increasing process variations, coupled with the need for highly adaptable circuits, bring about tough new challenges regarding circuit testing. Circuit adaptation for process and workload variability require costly characterization/test cycles for each chip, to extract particular Vdd/fmax behavior of the device under test (DUT). Consequently, the test cost associated with frequency binning and the fmax search is significant. This cost is further increased for chips that support dynamic voltage scaling, necessitating the calibration of fmax at multiple Vdd levels. In order to reduce this burden, we propose an adaptive statistical technique to reduce the fmax search space across multiple Vdd levels by reusing the information previously obtained from the DUT during test-time. The proposed solution employs statistical relations between the speed of the ring oscillators sensitive to different process parameters and speed of the DUT as well as the correlation between the DUT speeds at multiple Vdd levels in improving the prediction of the DUT's fmax. The proposed adaptive solution reduces the test/characterization time and cost at no area or test overhead; such an approach is being explored for the first time to the best of our knowledge. Experiments on a set of ISCAS benchmarks show up to 8x improvement in adaptively reducing the search space for fmax at multiple Vdd levels.

AB - Increasing process variations, coupled with the need for highly adaptable circuits, bring about tough new challenges regarding circuit testing. Circuit adaptation for process and workload variability require costly characterization/test cycles for each chip, to extract particular Vdd/fmax behavior of the device under test (DUT). Consequently, the test cost associated with frequency binning and the fmax search is significant. This cost is further increased for chips that support dynamic voltage scaling, necessitating the calibration of fmax at multiple Vdd levels. In order to reduce this burden, we propose an adaptive statistical technique to reduce the fmax search space across multiple Vdd levels by reusing the information previously obtained from the DUT during test-time. The proposed solution employs statistical relations between the speed of the ring oscillators sensitive to different process parameters and speed of the DUT as well as the correlation between the DUT speeds at multiple Vdd levels in improving the prediction of the DUT's fmax. The proposed adaptive solution reduces the test/characterization time and cost at no area or test overhead; such an approach is being explored for the first time to the best of our knowledge. Experiments on a set of ISCAS benchmarks show up to 8x improvement in adaptively reducing the search space for fmax at multiple Vdd levels.

UR - http://www.scopus.com/inward/record.url?scp=85029202504&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85029202504&partnerID=8YFLogxK

U2 - 10.1109/TCAD.2016.2613925

DO - 10.1109/TCAD.2016.2613925

M3 - Article

AN - SCOPUS:85027443052

VL - PP

JO - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

JF - IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

SN - 0278-0070

IS - 99

M1 - 7577778

ER -