A structured approach to post-silicon validation and debug using symbolic quick error detection

David Lin, Eshan Singh, Clark Barrett, Subhasish Mitra

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

During post-silicon validation and debug, manufactured integrated circuits (ICs) are tested in actual system environments to detect and fix design flaws (bugs). Existing post-silicon validation and debug techniques are mostly ad hoc and often involve manual steps. Such ad hoc approaches cannot scale with increasing IC complexity. We present Symbolic Quick Error Detection (Symbolic QED), a structured approach to post-silicon validation and debug. Symbolic QED combines the following steps in a coordinated fashion: 1. Quick Error Detection (QED) tests that quickly detect bugs with short error detection latencies and high coverage. 2. Formal analysis techniques to localize bugs and generate minimal-length bug traces upon detection of the corresponding bugs. We demonstrate the practicality and effectiveness of Symbolic QED using the OpenSPARC T2, a 500-million-transistor open-source multicore System-on-Chip (SoC) design, and using "difficult" logic bug scenarios that occurred in various state-of-the-art commercial multicore SoCs. Our results show that Symbolic QED: (i) is fully automatic (unlike manual techniques in use today that can be extremely time-consuming and expensive); (ii) requires only a few hours in contrast to manual approaches that might take days (or even months) or formal techniques that often take days or fail completely for large designs; (iii) generates counter-examples (for activating and detecting logic bugs) that are up to 6 orders of magnitude shorter than those produced by traditional techniques; and, (iv) does not require any additional hardware.

Original languageEnglish (US)
Title of host publicationInternational Test Conference 2015, ITC 2015 - Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
Volume2015-November
ISBN (Print)9781467365789
DOIs
StatePublished - Nov 30 2015
Event46th IEEE International Test Conference, ITC 2015 - Anaheim, United States
Duration: Oct 6 2015Oct 8 2015

Other

Other46th IEEE International Test Conference, ITC 2015
CountryUnited States
CityAnaheim
Period10/6/1510/8/15

Fingerprint

Error Detection
Error detection
Silicon
Integrated Circuits
Integrated circuits
Logic
Circuit Complexity
Formal Analysis
Open Source
Counterexample
Latency
Transistors
Coverage
Trace
Hardware
Scenarios
Defects
Demonstrate
Design

Keywords

  • Bounded Model Checking
  • Debug
  • Formal Debugging
  • Post-Silicon Validation and Debug
  • QED
  • Quick Error Detection
  • Symbolic Quick Error Detection

ASJC Scopus subject areas

  • Electrical and Electronic Engineering
  • Applied Mathematics

Cite this

Lin, D., Singh, E., Barrett, C., & Mitra, S. (2015). A structured approach to post-silicon validation and debug using symbolic quick error detection. In International Test Conference 2015, ITC 2015 - Proceedings (Vol. 2015-November). [7342397] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/TEST.2015.7342397

A structured approach to post-silicon validation and debug using symbolic quick error detection. / Lin, David; Singh, Eshan; Barrett, Clark; Mitra, Subhasish.

International Test Conference 2015, ITC 2015 - Proceedings. Vol. 2015-November Institute of Electrical and Electronics Engineers Inc., 2015. 7342397.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Lin, D, Singh, E, Barrett, C & Mitra, S 2015, A structured approach to post-silicon validation and debug using symbolic quick error detection. in International Test Conference 2015, ITC 2015 - Proceedings. vol. 2015-November, 7342397, Institute of Electrical and Electronics Engineers Inc., 46th IEEE International Test Conference, ITC 2015, Anaheim, United States, 10/6/15. https://doi.org/10.1109/TEST.2015.7342397
Lin D, Singh E, Barrett C, Mitra S. A structured approach to post-silicon validation and debug using symbolic quick error detection. In International Test Conference 2015, ITC 2015 - Proceedings. Vol. 2015-November. Institute of Electrical and Electronics Engineers Inc. 2015. 7342397 https://doi.org/10.1109/TEST.2015.7342397
Lin, David ; Singh, Eshan ; Barrett, Clark ; Mitra, Subhasish. / A structured approach to post-silicon validation and debug using symbolic quick error detection. International Test Conference 2015, ITC 2015 - Proceedings. Vol. 2015-November Institute of Electrical and Electronics Engineers Inc., 2015.
@inproceedings{77d5bb8bc6e4471aa716bf7ff2481d9b,
title = "A structured approach to post-silicon validation and debug using symbolic quick error detection",
abstract = "During post-silicon validation and debug, manufactured integrated circuits (ICs) are tested in actual system environments to detect and fix design flaws (bugs). Existing post-silicon validation and debug techniques are mostly ad hoc and often involve manual steps. Such ad hoc approaches cannot scale with increasing IC complexity. We present Symbolic Quick Error Detection (Symbolic QED), a structured approach to post-silicon validation and debug. Symbolic QED combines the following steps in a coordinated fashion: 1. Quick Error Detection (QED) tests that quickly detect bugs with short error detection latencies and high coverage. 2. Formal analysis techniques to localize bugs and generate minimal-length bug traces upon detection of the corresponding bugs. We demonstrate the practicality and effectiveness of Symbolic QED using the OpenSPARC T2, a 500-million-transistor open-source multicore System-on-Chip (SoC) design, and using {"}difficult{"} logic bug scenarios that occurred in various state-of-the-art commercial multicore SoCs. Our results show that Symbolic QED: (i) is fully automatic (unlike manual techniques in use today that can be extremely time-consuming and expensive); (ii) requires only a few hours in contrast to manual approaches that might take days (or even months) or formal techniques that often take days or fail completely for large designs; (iii) generates counter-examples (for activating and detecting logic bugs) that are up to 6 orders of magnitude shorter than those produced by traditional techniques; and, (iv) does not require any additional hardware.",
keywords = "Bounded Model Checking, Debug, Formal Debugging, Post-Silicon Validation and Debug, QED, Quick Error Detection, Symbolic Quick Error Detection",
author = "David Lin and Eshan Singh and Clark Barrett and Subhasish Mitra",
year = "2015",
month = "11",
day = "30",
doi = "10.1109/TEST.2015.7342397",
language = "English (US)",
isbn = "9781467365789",
volume = "2015-November",
booktitle = "International Test Conference 2015, ITC 2015 - Proceedings",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - A structured approach to post-silicon validation and debug using symbolic quick error detection

AU - Lin, David

AU - Singh, Eshan

AU - Barrett, Clark

AU - Mitra, Subhasish

PY - 2015/11/30

Y1 - 2015/11/30

N2 - During post-silicon validation and debug, manufactured integrated circuits (ICs) are tested in actual system environments to detect and fix design flaws (bugs). Existing post-silicon validation and debug techniques are mostly ad hoc and often involve manual steps. Such ad hoc approaches cannot scale with increasing IC complexity. We present Symbolic Quick Error Detection (Symbolic QED), a structured approach to post-silicon validation and debug. Symbolic QED combines the following steps in a coordinated fashion: 1. Quick Error Detection (QED) tests that quickly detect bugs with short error detection latencies and high coverage. 2. Formal analysis techniques to localize bugs and generate minimal-length bug traces upon detection of the corresponding bugs. We demonstrate the practicality and effectiveness of Symbolic QED using the OpenSPARC T2, a 500-million-transistor open-source multicore System-on-Chip (SoC) design, and using "difficult" logic bug scenarios that occurred in various state-of-the-art commercial multicore SoCs. Our results show that Symbolic QED: (i) is fully automatic (unlike manual techniques in use today that can be extremely time-consuming and expensive); (ii) requires only a few hours in contrast to manual approaches that might take days (or even months) or formal techniques that often take days or fail completely for large designs; (iii) generates counter-examples (for activating and detecting logic bugs) that are up to 6 orders of magnitude shorter than those produced by traditional techniques; and, (iv) does not require any additional hardware.

AB - During post-silicon validation and debug, manufactured integrated circuits (ICs) are tested in actual system environments to detect and fix design flaws (bugs). Existing post-silicon validation and debug techniques are mostly ad hoc and often involve manual steps. Such ad hoc approaches cannot scale with increasing IC complexity. We present Symbolic Quick Error Detection (Symbolic QED), a structured approach to post-silicon validation and debug. Symbolic QED combines the following steps in a coordinated fashion: 1. Quick Error Detection (QED) tests that quickly detect bugs with short error detection latencies and high coverage. 2. Formal analysis techniques to localize bugs and generate minimal-length bug traces upon detection of the corresponding bugs. We demonstrate the practicality and effectiveness of Symbolic QED using the OpenSPARC T2, a 500-million-transistor open-source multicore System-on-Chip (SoC) design, and using "difficult" logic bug scenarios that occurred in various state-of-the-art commercial multicore SoCs. Our results show that Symbolic QED: (i) is fully automatic (unlike manual techniques in use today that can be extremely time-consuming and expensive); (ii) requires only a few hours in contrast to manual approaches that might take days (or even months) or formal techniques that often take days or fail completely for large designs; (iii) generates counter-examples (for activating and detecting logic bugs) that are up to 6 orders of magnitude shorter than those produced by traditional techniques; and, (iv) does not require any additional hardware.

KW - Bounded Model Checking

KW - Debug

KW - Formal Debugging

KW - Post-Silicon Validation and Debug

KW - QED

KW - Quick Error Detection

KW - Symbolic Quick Error Detection

UR - http://www.scopus.com/inward/record.url?scp=84958602523&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84958602523&partnerID=8YFLogxK

U2 - 10.1109/TEST.2015.7342397

DO - 10.1109/TEST.2015.7342397

M3 - Conference contribution

SN - 9781467365789

VL - 2015-November

BT - International Test Conference 2015, ITC 2015 - Proceedings

PB - Institute of Electrical and Electronics Engineers Inc.

ER -