A secure design-for-test infrastructure for lifetime security of SoCs

Jerry Backer, Sk Subidh Ali, Kurt Rosenfeld, David Hely, Ozgur Sinanoglu, Ramesh Karri

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Modular design of a system-on-chip (SoC) exposes intellectual property (IP) and SoC assets to attacks in test, debug, and functional modes. We enhance the SoC Design-for-Test (DFT) infrastructure with security countermeasures to thwart these attacks. We first secure IP and SoC assets from attacks in test and debug modes, then reuse the DFT infrastructure to detect attacks in functional mode.

Original languageEnglish (US)
Title of host publication2015 IEEE International Symposium on Circuits and Systems, ISCAS 2015
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages37-40
Number of pages4
Volume2015-July
ISBN (Print)9781479983919
DOIs
StatePublished - Jul 27 2015
EventIEEE International Symposium on Circuits and Systems, ISCAS 2015 - Lisbon, Portugal
Duration: May 24 2015May 27 2015

Other

OtherIEEE International Symposium on Circuits and Systems, ISCAS 2015
CountryPortugal
CityLisbon
Period5/24/155/27/15

Fingerprint

Intellectual property
System-on-chip

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Backer, J., Ali, S. S., Rosenfeld, K., Hely, D., Sinanoglu, O., & Karri, R. (2015). A secure design-for-test infrastructure for lifetime security of SoCs. In 2015 IEEE International Symposium on Circuits and Systems, ISCAS 2015 (Vol. 2015-July, pp. 37-40). [7168564] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISCAS.2015.7168564

A secure design-for-test infrastructure for lifetime security of SoCs. / Backer, Jerry; Ali, Sk Subidh; Rosenfeld, Kurt; Hely, David; Sinanoglu, Ozgur; Karri, Ramesh.

2015 IEEE International Symposium on Circuits and Systems, ISCAS 2015. Vol. 2015-July Institute of Electrical and Electronics Engineers Inc., 2015. p. 37-40 7168564.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Backer, J, Ali, SS, Rosenfeld, K, Hely, D, Sinanoglu, O & Karri, R 2015, A secure design-for-test infrastructure for lifetime security of SoCs. in 2015 IEEE International Symposium on Circuits and Systems, ISCAS 2015. vol. 2015-July, 7168564, Institute of Electrical and Electronics Engineers Inc., pp. 37-40, IEEE International Symposium on Circuits and Systems, ISCAS 2015, Lisbon, Portugal, 5/24/15. https://doi.org/10.1109/ISCAS.2015.7168564
Backer J, Ali SS, Rosenfeld K, Hely D, Sinanoglu O, Karri R. A secure design-for-test infrastructure for lifetime security of SoCs. In 2015 IEEE International Symposium on Circuits and Systems, ISCAS 2015. Vol. 2015-July. Institute of Electrical and Electronics Engineers Inc. 2015. p. 37-40. 7168564 https://doi.org/10.1109/ISCAS.2015.7168564
Backer, Jerry ; Ali, Sk Subidh ; Rosenfeld, Kurt ; Hely, David ; Sinanoglu, Ozgur ; Karri, Ramesh. / A secure design-for-test infrastructure for lifetime security of SoCs. 2015 IEEE International Symposium on Circuits and Systems, ISCAS 2015. Vol. 2015-July Institute of Electrical and Electronics Engineers Inc., 2015. pp. 37-40
@inproceedings{b40cc39b63bb445fa78ca28ab92a8d68,
title = "A secure design-for-test infrastructure for lifetime security of SoCs",
abstract = "Modular design of a system-on-chip (SoC) exposes intellectual property (IP) and SoC assets to attacks in test, debug, and functional modes. We enhance the SoC Design-for-Test (DFT) infrastructure with security countermeasures to thwart these attacks. We first secure IP and SoC assets from attacks in test and debug modes, then reuse the DFT infrastructure to detect attacks in functional mode.",
author = "Jerry Backer and Ali, {Sk Subidh} and Kurt Rosenfeld and David Hely and Ozgur Sinanoglu and Ramesh Karri",
year = "2015",
month = "7",
day = "27",
doi = "10.1109/ISCAS.2015.7168564",
language = "English (US)",
isbn = "9781479983919",
volume = "2015-July",
pages = "37--40",
booktitle = "2015 IEEE International Symposium on Circuits and Systems, ISCAS 2015",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - A secure design-for-test infrastructure for lifetime security of SoCs

AU - Backer, Jerry

AU - Ali, Sk Subidh

AU - Rosenfeld, Kurt

AU - Hely, David

AU - Sinanoglu, Ozgur

AU - Karri, Ramesh

PY - 2015/7/27

Y1 - 2015/7/27

N2 - Modular design of a system-on-chip (SoC) exposes intellectual property (IP) and SoC assets to attacks in test, debug, and functional modes. We enhance the SoC Design-for-Test (DFT) infrastructure with security countermeasures to thwart these attacks. We first secure IP and SoC assets from attacks in test and debug modes, then reuse the DFT infrastructure to detect attacks in functional mode.

AB - Modular design of a system-on-chip (SoC) exposes intellectual property (IP) and SoC assets to attacks in test, debug, and functional modes. We enhance the SoC Design-for-Test (DFT) infrastructure with security countermeasures to thwart these attacks. We first secure IP and SoC assets from attacks in test and debug modes, then reuse the DFT infrastructure to detect attacks in functional mode.

UR - http://www.scopus.com/inward/record.url?scp=84946217224&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84946217224&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2015.7168564

DO - 10.1109/ISCAS.2015.7168564

M3 - Conference contribution

SN - 9781479983919

VL - 2015-July

SP - 37

EP - 40

BT - 2015 IEEE International Symposium on Circuits and Systems, ISCAS 2015

PB - Institute of Electrical and Electronics Engineers Inc.

ER -