A Practical Large-Capacity Three-Stage Buffered Clos-Network Switch Architecture

Yu Xia, Mounir Hamdi, H. Jonathan Chao

Research output: Contribution to journalArticle

Abstract

This paper proposes a three-stage buffered Clos-network switch (TSBCS) architecture along with a novel batch scheduling (BS) mechanism. We found that TSBCS/BS can be mapped to a 'fat' combined input-crosspoint queued (CICQ) switch. Consequently, the well-studied CICQ scheduling algorithms can be directly applied in TSBCS. Moreover, BS drastically reduces the time complexity of TSBCS scheduling when compared with ordinary CICQ switches of the same number of switch ports, which enables us to build a larger-capacity switch with reasonable scheduling complexity. We further show that TSBCS/BS can achieve 100 percent throughput under any admissible traffic if a stable CICQ scheduling algorithm is used. Direct cell forwarding schemes are proposed to overcome the performance drawback of BS under light traffic loads. With extensive simulations, we show that the performance of TSBCS/BS is comparable to that of output-queued switches and the latter are usually considered as theoretical optimal.

Original languageEnglish (US)
Article number7054539
Pages (from-to)317-328
Number of pages12
JournalIEEE Transactions on Parallel and Distributed Systems
Volume27
Issue number2
DOIs
StatePublished - Feb 1 2016

    Fingerprint

Keywords

  • Clos network
  • batch scheduling
  • distributed shared-memory
  • packet switch

ASJC Scopus subject areas

  • Signal Processing
  • Hardware and Architecture
  • Computational Theory and Mathematics

Cite this