A novel architecture for queue management in the ATM network

Research output: Contribution to journalArticle

Abstract

The author presents four architecture designs for queue management in asynchronous transfer mode (ATM) networks and compares their implementation feasibility and hardware complexity. The author introduces the concept of assigning a departure sequence number to every cell in the queue so that the effect of long-burst traffic on other cells is avoided. A novel architecture to implement the queue management is proposed. It applies the concepts of fully distributed and highly parallel processing to schedule the cells' sending or discarding sequence. To support the architecture, a VLSI chip (called Sequencer), which contains about 150K CMOS transistors, has been designed in a regular structure such that the queue size and the number of priority levels can grow flexibly.

Original languageEnglish (US)
Pages (from-to)1110-1118
Number of pages9
JournalIEEE Journal on Selected Areas in Communications
Volume9
Issue number7
DOIs
StatePublished - Sep 1991

Fingerprint

Asynchronous transfer mode
Transistors
Hardware
Processing

ASJC Scopus subject areas

  • Computer Networks and Communications
  • Electrical and Electronic Engineering

Cite this

A novel architecture for queue management in the ATM network. / Chao, H. Jonathan.

In: IEEE Journal on Selected Areas in Communications, Vol. 9, No. 7, 09.1991, p. 1110-1118.

Research output: Contribution to journalArticle

@article{cde005d4dd8f4a739e148d07c4b48c6f,
title = "A novel architecture for queue management in the ATM network",
abstract = "The author presents four architecture designs for queue management in asynchronous transfer mode (ATM) networks and compares their implementation feasibility and hardware complexity. The author introduces the concept of assigning a departure sequence number to every cell in the queue so that the effect of long-burst traffic on other cells is avoided. A novel architecture to implement the queue management is proposed. It applies the concepts of fully distributed and highly parallel processing to schedule the cells' sending or discarding sequence. To support the architecture, a VLSI chip (called Sequencer), which contains about 150K CMOS transistors, has been designed in a regular structure such that the queue size and the number of priority levels can grow flexibly.",
author = "Chao, {H. Jonathan}",
year = "1991",
month = "9",
doi = "10.1109/49.103556",
language = "English (US)",
volume = "9",
pages = "1110--1118",
journal = "IEEE Journal on Selected Areas in Communications",
issn = "0733-8716",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
number = "7",

}

TY - JOUR

T1 - A novel architecture for queue management in the ATM network

AU - Chao, H. Jonathan

PY - 1991/9

Y1 - 1991/9

N2 - The author presents four architecture designs for queue management in asynchronous transfer mode (ATM) networks and compares their implementation feasibility and hardware complexity. The author introduces the concept of assigning a departure sequence number to every cell in the queue so that the effect of long-burst traffic on other cells is avoided. A novel architecture to implement the queue management is proposed. It applies the concepts of fully distributed and highly parallel processing to schedule the cells' sending or discarding sequence. To support the architecture, a VLSI chip (called Sequencer), which contains about 150K CMOS transistors, has been designed in a regular structure such that the queue size and the number of priority levels can grow flexibly.

AB - The author presents four architecture designs for queue management in asynchronous transfer mode (ATM) networks and compares their implementation feasibility and hardware complexity. The author introduces the concept of assigning a departure sequence number to every cell in the queue so that the effect of long-burst traffic on other cells is avoided. A novel architecture to implement the queue management is proposed. It applies the concepts of fully distributed and highly parallel processing to schedule the cells' sending or discarding sequence. To support the architecture, a VLSI chip (called Sequencer), which contains about 150K CMOS transistors, has been designed in a regular structure such that the queue size and the number of priority levels can grow flexibly.

UR - http://www.scopus.com/inward/record.url?scp=0026226378&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0026226378&partnerID=8YFLogxK

U2 - 10.1109/49.103556

DO - 10.1109/49.103556

M3 - Article

VL - 9

SP - 1110

EP - 1118

JO - IEEE Journal on Selected Areas in Communications

JF - IEEE Journal on Selected Areas in Communications

SN - 0733-8716

IS - 7

ER -