A novel architecture for queue management in ATM networks

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

A queue management algorithm is described that manages the queued cells in such a way that higher-priority cells will always be sent to the links before the lower-priority ones, low-priority cells will be discarded when the queue is full, and same-priority cells are served fairly. The concept of assigning a departure sequence number to every cell in the queue is introduced so that the effects of the long-burst traffic to other regular arrival cells is avoided. Four architecture designs for queue management are presented, and their implementation feasibility and hardware complexity are compared. A novel architecture to implement the queue management is proposed. The architecture applies the concepts of fully distributed and highly parallel processing in order to schedule the cells' sending or discarding sequences. The key VLSI chip used to implement the proposed architecture is described.

Original languageEnglish (US)
Title of host publicationIEEE Global Telecommunications Conference and Exhibition
PublisherPubl by IEEE
Pages1611-1618
Number of pages8
Volume3
ISBN (Print)0879426977
StatePublished - 1991
EventIEEE Global Telecommunications Conference - GLOBECOM '91 Part 3 (of 3) - Phoenix, AZ, USA
Duration: Dec 2 1991Dec 5 1991

Other

OtherIEEE Global Telecommunications Conference - GLOBECOM '91 Part 3 (of 3)
CityPhoenix, AZ, USA
Period12/2/9112/5/91

Fingerprint

Asynchronous transfer mode
Hardware
Processing

ASJC Scopus subject areas

  • Engineering(all)

Cite this

Chao, H. J. (1991). A novel architecture for queue management in ATM networks. In IEEE Global Telecommunications Conference and Exhibition (Vol. 3, pp. 1611-1618). Publ by IEEE.

A novel architecture for queue management in ATM networks. / Chao, H. Jonathan.

IEEE Global Telecommunications Conference and Exhibition. Vol. 3 Publ by IEEE, 1991. p. 1611-1618.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Chao, HJ 1991, A novel architecture for queue management in ATM networks. in IEEE Global Telecommunications Conference and Exhibition. vol. 3, Publ by IEEE, pp. 1611-1618, IEEE Global Telecommunications Conference - GLOBECOM '91 Part 3 (of 3), Phoenix, AZ, USA, 12/2/91.
Chao HJ. A novel architecture for queue management in ATM networks. In IEEE Global Telecommunications Conference and Exhibition. Vol. 3. Publ by IEEE. 1991. p. 1611-1618
Chao, H. Jonathan. / A novel architecture for queue management in ATM networks. IEEE Global Telecommunications Conference and Exhibition. Vol. 3 Publ by IEEE, 1991. pp. 1611-1618
@inproceedings{0b75e14859ab4a6e919e6f7c9a0752bb,
title = "A novel architecture for queue management in ATM networks",
abstract = "A queue management algorithm is described that manages the queued cells in such a way that higher-priority cells will always be sent to the links before the lower-priority ones, low-priority cells will be discarded when the queue is full, and same-priority cells are served fairly. The concept of assigning a departure sequence number to every cell in the queue is introduced so that the effects of the long-burst traffic to other regular arrival cells is avoided. Four architecture designs for queue management are presented, and their implementation feasibility and hardware complexity are compared. A novel architecture to implement the queue management is proposed. The architecture applies the concepts of fully distributed and highly parallel processing in order to schedule the cells' sending or discarding sequences. The key VLSI chip used to implement the proposed architecture is described.",
author = "Chao, {H. Jonathan}",
year = "1991",
language = "English (US)",
isbn = "0879426977",
volume = "3",
pages = "1611--1618",
booktitle = "IEEE Global Telecommunications Conference and Exhibition",
publisher = "Publ by IEEE",

}

TY - GEN

T1 - A novel architecture for queue management in ATM networks

AU - Chao, H. Jonathan

PY - 1991

Y1 - 1991

N2 - A queue management algorithm is described that manages the queued cells in such a way that higher-priority cells will always be sent to the links before the lower-priority ones, low-priority cells will be discarded when the queue is full, and same-priority cells are served fairly. The concept of assigning a departure sequence number to every cell in the queue is introduced so that the effects of the long-burst traffic to other regular arrival cells is avoided. Four architecture designs for queue management are presented, and their implementation feasibility and hardware complexity are compared. A novel architecture to implement the queue management is proposed. The architecture applies the concepts of fully distributed and highly parallel processing in order to schedule the cells' sending or discarding sequences. The key VLSI chip used to implement the proposed architecture is described.

AB - A queue management algorithm is described that manages the queued cells in such a way that higher-priority cells will always be sent to the links before the lower-priority ones, low-priority cells will be discarded when the queue is full, and same-priority cells are served fairly. The concept of assigning a departure sequence number to every cell in the queue is introduced so that the effects of the long-burst traffic to other regular arrival cells is avoided. Four architecture designs for queue management are presented, and their implementation feasibility and hardware complexity are compared. A novel architecture to implement the queue management is proposed. The architecture applies the concepts of fully distributed and highly parallel processing in order to schedule the cells' sending or discarding sequences. The key VLSI chip used to implement the proposed architecture is described.

UR - http://www.scopus.com/inward/record.url?scp=0026364978&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0026364978&partnerID=8YFLogxK

M3 - Conference contribution

SN - 0879426977

VL - 3

SP - 1611

EP - 1618

BT - IEEE Global Telecommunications Conference and Exhibition

PB - Publ by IEEE

ER -