A design methodology for the high-level synthesis of fault-tolerant ASICs

Alex Orailoǧlu, Ramesh Karri

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Increased levels of integration are leading to single-chip systems and on-chip fault-tolerance. Whereas methodologies for designing fault-tolerant systems have been well understood, software mechanisms for the automatic synthesis of fault-tolerant application specific ICs (ASICs) remain relatively unexplored. In this paper, we systematically explore the three-dimensional design space spanned by cost, performance, and fault-tolerance constraints. In particular, we propose synthesis methodologies to (i) minimize cost subject to performance and fault-tolerance constraints, and (ii) maximize fault-tolerance given cost and performance constraints.

Original languageEnglish (US)
Title of host publicationWorkshop on VLSI Signal Processing 1992
EditorsWojtek Przytula, Kung Yao, Rajeev Jain, Jan Rabaey
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages417-426
Number of pages10
ISBN (Electronic)0780308115, 9780780308114
DOIs
StatePublished - Jan 1 1992
Event6th IEEE Workshop on VLSI Signal Processing - Los Angeles, United States
Duration: Oct 28 1992Oct 30 1992

Publication series

NameWorkshop on VLSI Signal Processing 1992

Conference

Conference6th IEEE Workshop on VLSI Signal Processing
CountryUnited States
CityLos Angeles
Period10/28/9210/30/92

Fingerprint

High-level Synthesis
Fault tolerance
Fault Tolerance
Fault-tolerant
Design Methodology
Costs
Chip
Synthesis
Fault-tolerant Systems
Methodology
Maximise
Minimise
Three-dimensional
Software
High level synthesis

ASJC Scopus subject areas

  • Signal Processing
  • Electrical and Electronic Engineering
  • Applied Mathematics

Cite this

Orailoǧlu, A., & Karri, R. (1992). A design methodology for the high-level synthesis of fault-tolerant ASICs. In W. Przytula, K. Yao, R. Jain, & J. Rabaey (Eds.), Workshop on VLSI Signal Processing 1992 (pp. 417-426). [641073] (Workshop on VLSI Signal Processing 1992). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/VLSISP.1992.641073

A design methodology for the high-level synthesis of fault-tolerant ASICs. / Orailoǧlu, Alex; Karri, Ramesh.

Workshop on VLSI Signal Processing 1992. ed. / Wojtek Przytula; Kung Yao; Rajeev Jain; Jan Rabaey. Institute of Electrical and Electronics Engineers Inc., 1992. p. 417-426 641073 (Workshop on VLSI Signal Processing 1992).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Orailoǧlu, A & Karri, R 1992, A design methodology for the high-level synthesis of fault-tolerant ASICs. in W Przytula, K Yao, R Jain & J Rabaey (eds), Workshop on VLSI Signal Processing 1992., 641073, Workshop on VLSI Signal Processing 1992, Institute of Electrical and Electronics Engineers Inc., pp. 417-426, 6th IEEE Workshop on VLSI Signal Processing, Los Angeles, United States, 10/28/92. https://doi.org/10.1109/VLSISP.1992.641073
Orailoǧlu A, Karri R. A design methodology for the high-level synthesis of fault-tolerant ASICs. In Przytula W, Yao K, Jain R, Rabaey J, editors, Workshop on VLSI Signal Processing 1992. Institute of Electrical and Electronics Engineers Inc. 1992. p. 417-426. 641073. (Workshop on VLSI Signal Processing 1992). https://doi.org/10.1109/VLSISP.1992.641073
Orailoǧlu, Alex ; Karri, Ramesh. / A design methodology for the high-level synthesis of fault-tolerant ASICs. Workshop on VLSI Signal Processing 1992. editor / Wojtek Przytula ; Kung Yao ; Rajeev Jain ; Jan Rabaey. Institute of Electrical and Electronics Engineers Inc., 1992. pp. 417-426 (Workshop on VLSI Signal Processing 1992).
@inproceedings{7cb5c61c337a40019b901fee2d152d08,
title = "A design methodology for the high-level synthesis of fault-tolerant ASICs",
abstract = "Increased levels of integration are leading to single-chip systems and on-chip fault-tolerance. Whereas methodologies for designing fault-tolerant systems have been well understood, software mechanisms for the automatic synthesis of fault-tolerant application specific ICs (ASICs) remain relatively unexplored. In this paper, we systematically explore the three-dimensional design space spanned by cost, performance, and fault-tolerance constraints. In particular, we propose synthesis methodologies to (i) minimize cost subject to performance and fault-tolerance constraints, and (ii) maximize fault-tolerance given cost and performance constraints.",
author = "Alex Orailoǧlu and Ramesh Karri",
year = "1992",
month = "1",
day = "1",
doi = "10.1109/VLSISP.1992.641073",
language = "English (US)",
series = "Workshop on VLSI Signal Processing 1992",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
pages = "417--426",
editor = "Wojtek Przytula and Kung Yao and Rajeev Jain and Jan Rabaey",
booktitle = "Workshop on VLSI Signal Processing 1992",

}

TY - GEN

T1 - A design methodology for the high-level synthesis of fault-tolerant ASICs

AU - Orailoǧlu, Alex

AU - Karri, Ramesh

PY - 1992/1/1

Y1 - 1992/1/1

N2 - Increased levels of integration are leading to single-chip systems and on-chip fault-tolerance. Whereas methodologies for designing fault-tolerant systems have been well understood, software mechanisms for the automatic synthesis of fault-tolerant application specific ICs (ASICs) remain relatively unexplored. In this paper, we systematically explore the three-dimensional design space spanned by cost, performance, and fault-tolerance constraints. In particular, we propose synthesis methodologies to (i) minimize cost subject to performance and fault-tolerance constraints, and (ii) maximize fault-tolerance given cost and performance constraints.

AB - Increased levels of integration are leading to single-chip systems and on-chip fault-tolerance. Whereas methodologies for designing fault-tolerant systems have been well understood, software mechanisms for the automatic synthesis of fault-tolerant application specific ICs (ASICs) remain relatively unexplored. In this paper, we systematically explore the three-dimensional design space spanned by cost, performance, and fault-tolerance constraints. In particular, we propose synthesis methodologies to (i) minimize cost subject to performance and fault-tolerance constraints, and (ii) maximize fault-tolerance given cost and performance constraints.

UR - http://www.scopus.com/inward/record.url?scp=51749085561&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=51749085561&partnerID=8YFLogxK

U2 - 10.1109/VLSISP.1992.641073

DO - 10.1109/VLSISP.1992.641073

M3 - Conference contribution

T3 - Workshop on VLSI Signal Processing 1992

SP - 417

EP - 426

BT - Workshop on VLSI Signal Processing 1992

A2 - Przytula, Wojtek

A2 - Yao, Kung

A2 - Jain, Rajeev

A2 - Rabaey, Jan

PB - Institute of Electrical and Electronics Engineers Inc.

ER -