A 700 μw 1GS/s 4-bit folding-flash ADC in 65nm CMOS for wideband wireless communications

Bayan Nasri, Sunit P. Sebastian, Kae Dyi You, Ramkumar Ranjithkumar, Davood Shahrjerdi

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

We present the design of a low-power 4-bit 1GS/s folding-flash ADC with a folding factor of two in standard 65nm CMOS technology. The design of a new unbalanced double-tail dynamic comparator affords an ultra-low power operation and a high dynamic range. Unlike the conventional approaches, this design uses a fully matched input stage, an unbalanced latch stage, and a two-clock operation scheme. A combination of these features yields significant reduction of the kick-back noise, while allowing the design flexibility for adjusting the trip points of the comparators. As a result, the ADC achieves SNDR of 22.3 dB at 100MHz and 21.8 dB at 500MHz (i.e. the Nyquist frequency). The maximum INL and DNL are about 0.2 LSB. The converter consumes about 700μW from a 1-V supply yielding a figure of merit of 65fJ/conversion step. These attributes make the proposed folding-flash ADC attractive for the next-generation wireless applications.

Original languageEnglish (US)
Title of host publicationIEEE International Symposium on Circuits and Systems
Subtitle of host publicationFrom Dreams to Innovation, ISCAS 2017 - Conference Proceedings
PublisherInstitute of Electrical and Electronics Engineers Inc.
ISBN (Electronic)9781467368520
DOIs
StatePublished - Sep 25 2017
Event50th IEEE International Symposium on Circuits and Systems, ISCAS 2017 - Baltimore, United States
Duration: May 28 2017May 31 2017

Other

Other50th IEEE International Symposium on Circuits and Systems, ISCAS 2017
CountryUnited States
CityBaltimore
Period5/28/175/31/17

Fingerprint

Communication
Clocks

ASJC Scopus subject areas

  • Electrical and Electronic Engineering

Cite this

Nasri, B., Sebastian, S. P., You, K. D., Ranjithkumar, R., & Shahrjerdi, D. (2017). A 700 μw 1GS/s 4-bit folding-flash ADC in 65nm CMOS for wideband wireless communications. In IEEE International Symposium on Circuits and Systems: From Dreams to Innovation, ISCAS 2017 - Conference Proceedings [8050624] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ISCAS.2017.8050624

A 700 μw 1GS/s 4-bit folding-flash ADC in 65nm CMOS for wideband wireless communications. / Nasri, Bayan; Sebastian, Sunit P.; You, Kae Dyi; Ranjithkumar, Ramkumar; Shahrjerdi, Davood.

IEEE International Symposium on Circuits and Systems: From Dreams to Innovation, ISCAS 2017 - Conference Proceedings. Institute of Electrical and Electronics Engineers Inc., 2017. 8050624.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Nasri, B, Sebastian, SP, You, KD, Ranjithkumar, R & Shahrjerdi, D 2017, A 700 μw 1GS/s 4-bit folding-flash ADC in 65nm CMOS for wideband wireless communications. in IEEE International Symposium on Circuits and Systems: From Dreams to Innovation, ISCAS 2017 - Conference Proceedings., 8050624, Institute of Electrical and Electronics Engineers Inc., 50th IEEE International Symposium on Circuits and Systems, ISCAS 2017, Baltimore, United States, 5/28/17. https://doi.org/10.1109/ISCAS.2017.8050624
Nasri B, Sebastian SP, You KD, Ranjithkumar R, Shahrjerdi D. A 700 μw 1GS/s 4-bit folding-flash ADC in 65nm CMOS for wideband wireless communications. In IEEE International Symposium on Circuits and Systems: From Dreams to Innovation, ISCAS 2017 - Conference Proceedings. Institute of Electrical and Electronics Engineers Inc. 2017. 8050624 https://doi.org/10.1109/ISCAS.2017.8050624
Nasri, Bayan ; Sebastian, Sunit P. ; You, Kae Dyi ; Ranjithkumar, Ramkumar ; Shahrjerdi, Davood. / A 700 μw 1GS/s 4-bit folding-flash ADC in 65nm CMOS for wideband wireless communications. IEEE International Symposium on Circuits and Systems: From Dreams to Innovation, ISCAS 2017 - Conference Proceedings. Institute of Electrical and Electronics Engineers Inc., 2017.
@inproceedings{27d7c8586ea84d63a6938460c14d75d7,
title = "A 700 μw 1GS/s 4-bit folding-flash ADC in 65nm CMOS for wideband wireless communications",
abstract = "We present the design of a low-power 4-bit 1GS/s folding-flash ADC with a folding factor of two in standard 65nm CMOS technology. The design of a new unbalanced double-tail dynamic comparator affords an ultra-low power operation and a high dynamic range. Unlike the conventional approaches, this design uses a fully matched input stage, an unbalanced latch stage, and a two-clock operation scheme. A combination of these features yields significant reduction of the kick-back noise, while allowing the design flexibility for adjusting the trip points of the comparators. As a result, the ADC achieves SNDR of 22.3 dB at 100MHz and 21.8 dB at 500MHz (i.e. the Nyquist frequency). The maximum INL and DNL are about 0.2 LSB. The converter consumes about 700μW from a 1-V supply yielding a figure of merit of 65fJ/conversion step. These attributes make the proposed folding-flash ADC attractive for the next-generation wireless applications.",
author = "Bayan Nasri and Sebastian, {Sunit P.} and You, {Kae Dyi} and Ramkumar Ranjithkumar and Davood Shahrjerdi",
year = "2017",
month = "9",
day = "25",
doi = "10.1109/ISCAS.2017.8050624",
language = "English (US)",
booktitle = "IEEE International Symposium on Circuits and Systems",
publisher = "Institute of Electrical and Electronics Engineers Inc.",
address = "United States",

}

TY - GEN

T1 - A 700 μw 1GS/s 4-bit folding-flash ADC in 65nm CMOS for wideband wireless communications

AU - Nasri, Bayan

AU - Sebastian, Sunit P.

AU - You, Kae Dyi

AU - Ranjithkumar, Ramkumar

AU - Shahrjerdi, Davood

PY - 2017/9/25

Y1 - 2017/9/25

N2 - We present the design of a low-power 4-bit 1GS/s folding-flash ADC with a folding factor of two in standard 65nm CMOS technology. The design of a new unbalanced double-tail dynamic comparator affords an ultra-low power operation and a high dynamic range. Unlike the conventional approaches, this design uses a fully matched input stage, an unbalanced latch stage, and a two-clock operation scheme. A combination of these features yields significant reduction of the kick-back noise, while allowing the design flexibility for adjusting the trip points of the comparators. As a result, the ADC achieves SNDR of 22.3 dB at 100MHz and 21.8 dB at 500MHz (i.e. the Nyquist frequency). The maximum INL and DNL are about 0.2 LSB. The converter consumes about 700μW from a 1-V supply yielding a figure of merit of 65fJ/conversion step. These attributes make the proposed folding-flash ADC attractive for the next-generation wireless applications.

AB - We present the design of a low-power 4-bit 1GS/s folding-flash ADC with a folding factor of two in standard 65nm CMOS technology. The design of a new unbalanced double-tail dynamic comparator affords an ultra-low power operation and a high dynamic range. Unlike the conventional approaches, this design uses a fully matched input stage, an unbalanced latch stage, and a two-clock operation scheme. A combination of these features yields significant reduction of the kick-back noise, while allowing the design flexibility for adjusting the trip points of the comparators. As a result, the ADC achieves SNDR of 22.3 dB at 100MHz and 21.8 dB at 500MHz (i.e. the Nyquist frequency). The maximum INL and DNL are about 0.2 LSB. The converter consumes about 700μW from a 1-V supply yielding a figure of merit of 65fJ/conversion step. These attributes make the proposed folding-flash ADC attractive for the next-generation wireless applications.

UR - http://www.scopus.com/inward/record.url?scp=85032662538&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85032662538&partnerID=8YFLogxK

U2 - 10.1109/ISCAS.2017.8050624

DO - 10.1109/ISCAS.2017.8050624

M3 - Conference contribution

BT - IEEE International Symposium on Circuits and Systems

PB - Institute of Electrical and Electronics Engineers Inc.

ER -