A 16-channel wireless neural interfacing SoC with RF-powered energy-replenishing adiabatic stimulation

Sohmyung Ha, A. Akinin, J. Park, C. Kim, H. Wang, C. Maier, G. Cauwenberghs, P. P. Mercier

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

This paper presents a fully-integrated 16-channel wireless neural interfacing SoC that employs an adiabatic stimulator powered directly from a 190-MHz on-chip antenna to eliminate bulky external components while simultaneously avoiding rectifier and regulator losses. Using a charge replenishing architecture, the stimulator outputs up to 145-μA, while achieving a 63.1% charge replenishing ratio and a stimulation efficiency factor of 6.0. Analog front-ends (AFEs) and telemetry circuitry are also included.

Original languageEnglish (US)
Title of host publication2015 Symposium on VLSI Circuits, VLSI Circuits 2015
PublisherInstitute of Electrical and Electronics Engineers Inc.
PagesC106-C107
Volume2015-August
ISBN (Electronic)9784863485020
DOIs
StatePublished - Aug 31 2015
Event29th Annual Symposium on VLSI Circuits, VLSI Circuits 2015 - Kyoto, Japan
Duration: Jun 17 2015Jun 19 2015

Other

Other29th Annual Symposium on VLSI Circuits, VLSI Circuits 2015
CountryJapan
CityKyoto
Period6/17/156/19/15

Fingerprint

Telemetering
Antennas
System-on-chip

ASJC Scopus subject areas

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

Ha, S., Akinin, A., Park, J., Kim, C., Wang, H., Maier, C., ... Mercier, P. P. (2015). A 16-channel wireless neural interfacing SoC with RF-powered energy-replenishing adiabatic stimulation. In 2015 Symposium on VLSI Circuits, VLSI Circuits 2015 (Vol. 2015-August, pp. C106-C107). [7231341] Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/VLSIC.2015.7231341

A 16-channel wireless neural interfacing SoC with RF-powered energy-replenishing adiabatic stimulation. / Ha, Sohmyung; Akinin, A.; Park, J.; Kim, C.; Wang, H.; Maier, C.; Cauwenberghs, G.; Mercier, P. P.

2015 Symposium on VLSI Circuits, VLSI Circuits 2015. Vol. 2015-August Institute of Electrical and Electronics Engineers Inc., 2015. p. C106-C107 7231341.

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Ha, S, Akinin, A, Park, J, Kim, C, Wang, H, Maier, C, Cauwenberghs, G & Mercier, PP 2015, A 16-channel wireless neural interfacing SoC with RF-powered energy-replenishing adiabatic stimulation. in 2015 Symposium on VLSI Circuits, VLSI Circuits 2015. vol. 2015-August, 7231341, Institute of Electrical and Electronics Engineers Inc., pp. C106-C107, 29th Annual Symposium on VLSI Circuits, VLSI Circuits 2015, Kyoto, Japan, 6/17/15. https://doi.org/10.1109/VLSIC.2015.7231341
Ha S, Akinin A, Park J, Kim C, Wang H, Maier C et al. A 16-channel wireless neural interfacing SoC with RF-powered energy-replenishing adiabatic stimulation. In 2015 Symposium on VLSI Circuits, VLSI Circuits 2015. Vol. 2015-August. Institute of Electrical and Electronics Engineers Inc. 2015. p. C106-C107. 7231341 https://doi.org/10.1109/VLSIC.2015.7231341
Ha, Sohmyung ; Akinin, A. ; Park, J. ; Kim, C. ; Wang, H. ; Maier, C. ; Cauwenberghs, G. ; Mercier, P. P. / A 16-channel wireless neural interfacing SoC with RF-powered energy-replenishing adiabatic stimulation. 2015 Symposium on VLSI Circuits, VLSI Circuits 2015. Vol. 2015-August Institute of Electrical and Electronics Engineers Inc., 2015. pp. C106-C107
@inproceedings{8153543a12da4c04b803e8b56e44fdc8,
title = "A 16-channel wireless neural interfacing SoC with RF-powered energy-replenishing adiabatic stimulation",
abstract = "This paper presents a fully-integrated 16-channel wireless neural interfacing SoC that employs an adiabatic stimulator powered directly from a 190-MHz on-chip antenna to eliminate bulky external components while simultaneously avoiding rectifier and regulator losses. Using a charge replenishing architecture, the stimulator outputs up to 145-μA, while achieving a 63.1{\%} charge replenishing ratio and a stimulation efficiency factor of 6.0. Analog front-ends (AFEs) and telemetry circuitry are also included.",
author = "Sohmyung Ha and A. Akinin and J. Park and C. Kim and H. Wang and C. Maier and G. Cauwenberghs and Mercier, {P. P.}",
year = "2015",
month = "8",
day = "31",
doi = "10.1109/VLSIC.2015.7231341",
language = "English (US)",
volume = "2015-August",
pages = "C106--C107",
booktitle = "2015 Symposium on VLSI Circuits, VLSI Circuits 2015",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

TY - GEN

T1 - A 16-channel wireless neural interfacing SoC with RF-powered energy-replenishing adiabatic stimulation

AU - Ha, Sohmyung

AU - Akinin, A.

AU - Park, J.

AU - Kim, C.

AU - Wang, H.

AU - Maier, C.

AU - Cauwenberghs, G.

AU - Mercier, P. P.

PY - 2015/8/31

Y1 - 2015/8/31

N2 - This paper presents a fully-integrated 16-channel wireless neural interfacing SoC that employs an adiabatic stimulator powered directly from a 190-MHz on-chip antenna to eliminate bulky external components while simultaneously avoiding rectifier and regulator losses. Using a charge replenishing architecture, the stimulator outputs up to 145-μA, while achieving a 63.1% charge replenishing ratio and a stimulation efficiency factor of 6.0. Analog front-ends (AFEs) and telemetry circuitry are also included.

AB - This paper presents a fully-integrated 16-channel wireless neural interfacing SoC that employs an adiabatic stimulator powered directly from a 190-MHz on-chip antenna to eliminate bulky external components while simultaneously avoiding rectifier and regulator losses. Using a charge replenishing architecture, the stimulator outputs up to 145-μA, while achieving a 63.1% charge replenishing ratio and a stimulation efficiency factor of 6.0. Analog front-ends (AFEs) and telemetry circuitry are also included.

UR - http://www.scopus.com/inward/record.url?scp=84957883493&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=84957883493&partnerID=8YFLogxK

U2 - 10.1109/VLSIC.2015.7231341

DO - 10.1109/VLSIC.2015.7231341

M3 - Conference contribution

VL - 2015-August

SP - C106-C107

BT - 2015 Symposium on VLSI Circuits, VLSI Circuits 2015

PB - Institute of Electrical and Electronics Engineers Inc.

ER -