No photo of Vassos Soteriou Soteriou

Vassos Soteriou Soteriou

Visiting Assoicate Professor of Computer Engineering

    20032019
    If you made any changes in Pure, your changes will be visible here soon.

    Research Output 2003 2019

    Filter
    Conference contribution
    2018

    Fault Adaptive Routing in Metasurface Controller Networks

    Saeed, T., Skitsas, C., Kouzapas, D., Lestas, M., Soteriou, V. S., Philippou, A., Abadal, S., Liaskos, C., Petrou, L., Georgiou, J. & Pitsillides, A., Nov 20 2018, 2018 11th International Workshop on Network on Chip Architectures, NoCArc 2018 - In conjunction with the 51st Annual IEEE/ACM International Symposium on Microarchitecture, MICRO 2018. Institute of Electrical and Electronics Engineers Inc., 8541148

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Testbeds
    Controllers
    Computer hardware
    Simulators
    Topology
    2017

    Minimal exercise vector generation for reliability improvement

    Reddy, P. M., Hadjitheophanousi, S., Soteriou, V. S., Gratz, P. V. & Michael, M. K., Sep 19 2017, 2017 IEEE 23rd International Symposium on On-Line Testing and Robust System Design, IOLTS 2017. Institute of Electrical and Electronics Engineers Inc., p. 113-119 7 p. 8046205

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Transistors
    Hardware
    Networks (circuits)
    Electric potential
    Negative bias temperature instability
    2015

    Clotho: Proactive wearout deceleration in Chip-Multiprocessor interconnects

    Vitkovskiy, A., Soteriou, V. S. & Gratz, P. V., Dec 14 2015, Proceedings of the 33rd IEEE International Conference on Computer Design, ICCD 2015. Institute of Electrical and Electronics Engineers Inc., p. 117-124 8 p. 7357092

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Hot carriers
    Electromigration
    Deceleration
    Routing algorithms
    Wear of materials

    Designing high-performance, power-efficient NoCs with embedded silicon-in-silica nanophotonics

    Kakoulli, E., Soteriou, V. S., Koutsides, C. & Kalli, K., Sep 28 2015, Proceedings - 2015 9th IEEE/ACM International Symposium on Networks-on-Chip, NOCS 2015. Marculescu, D., Ivanov, A., Pande, P. P. & Flich, J. (eds.). Association for Computing Machinery, Inc, 2786588

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Nanophotonics
    Silica
    Throughput
    Silicon
    Substrates

    Design of high-performance, power-efficient optical NoCs using Silica-embedded silicon nanophotonics

    Kakoulli, E., Soteriou, V. S., Koutsides, C. & Kalli, K., Dec 14 2015, Proceedings of the 33rd IEEE International Conference on Computer Design, ICCD 2015. Institute of Electrical and Electronics Engineers Inc., p. 1-8 8 p. 7357077

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Nanophotonics
    Silica
    Throughput
    Photonics
    Silicon

    Hermes: Architecting a top-performing fault-tolerant routing algorithm for networks-on-chips

    Iordanou, C., Soteriou, V. S., Aisopos, K. & Kakoulli, E., Jan 1 2015, Proceedings - 2014 8th IEEE/ACM International Symposium on Networks-on-Chip, NoCS 2014. Benini, L., Yalamanchili, S., Bertozzi, D. & Henkel, J. (eds.). Institute of Electrical and Electronics Engineers Inc., p. 178-179 2 p. 7008782

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Routing algorithms
    Throughput
    Wear of materials
    Network-on-chip

    Towards high-performance and power-efficient optical NoCs using silicon-in-silica photonic components

    Kakoulli, E., Soteriou, V. S., Koutsides, C. & Kalli, K., Jan 1 2015, Proceedings - 2015 9th International Workshop on Interconnection Network Architectures: On-Chip, Multi-Chip, INA-OCMC 2015. Institute of Electrical and Electronics Engineers Inc., p. 1-4 4 p. 7051994

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Nanophotonics
    Fiber optic networks
    Photonics
    Silica
    Throughput

    Wear-aware adaptive routing for networks-on-chips

    Vitkovskiy, A., Soteriou, V. S. & Gratz, P. V., Sep 28 2015, Proceedings - 2015 9th IEEE/ACM International Symposium on Networks-on-Chip, NOCS 2015. Marculescu, D., Ivanov, A., Pande, P. P. & Flich, J. (eds.). Association for Computing Machinery, Inc, 2786573

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Hot carriers
    Electromigration
    Wear of materials
    Routing algorithms
    Tile
    2014

    Hermes: Architecting a top-performing fault-tolerant routing algorithm for Networks-on-Chips

    Iordanou, C., Soteriou, V. S. & Aisopos, K., Jan 1 2014, 2014 32nd IEEE International Conference on Computer Design, ICCD 2014. Institute of Electrical and Electronics Engineers Inc., p. 424-431 8 p. 6974715

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Routing algorithms
    Resource allocation
    Telecommunication links
    Throughput
    Wear of materials

    Up by their bootstraps: Online learning in Artificial Neural Networks for CMP uncore power management

    Won, J. Y., Chen, X., Gratz, P., Hu, J. & Soteriou, V. S., Jan 1 2014, 20th IEEE International Symposium on High Performance Computer Architecture, HPCA 2014. IEEE Computer Society, p. 308-319 12 p. 6835941

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Neural networks
    Controllers
    Power management
    Power control
    Artificial intelligence
    2013

    Use it or lose it: Wear-out and lifetime in future chip multiprocessors

    Kim, H., Vitkovskiy, A., Gratz, P. V. & Soteriou, V. S., Dec 1 2013, MICRO 2013 - Proceedings of the 46th Annual IEEE/ACM International Symposium on Microarchitecture. p. 136-147 12 p.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Routers
    Hot carriers
    Wear of materials
    Scaling laws
    Tile
    2012

    A combinatorial application of necklaces: Modeling individual link failures in parallel network-on-Chip interconnect links

    Vitkovskiy, A., Christodoulides, P. & Soteriou, V. S., Jan 1 2012, Proceedings of the World Congress on Engineering 2012, WCE 2012. Gelman, L., Hunter, A., Korsunsky, A. M., Ao, S. I. & Hukins, D. WL. (eds.). Newswood Limited, Vol. 2197. p. 125-130 6 p.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Wire
    Communication
    Routers
    Application programs
    Probability distributions

    A highly robust distributed fault-tolerant routing algorithm for NoCs with localized rerouting

    Vitkovskiy, A., Soteriou, V. S. & Nicopoulos, C., Feb 20 2012, Proceedings of the 2012 Interconnection Network Architecture: On-Chip, Multi-Chip Workshop, INA-OCMC'12. p. 29-32 4 p.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Routing algorithms
    Defects
    Tile
    Transistors
    Wear of materials

    HPRA: A pro-active hotspot-preventive high-performance routing algorithm for Networks-on-Chips

    Kakoulli, E., Soteriou, V. S. & Theocharides, T., Dec 1 2012, 2012 IEEE 30th International Conference on Computer Design, ICCD 2012. p. 249-255 7 p. 6378648

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Routing algorithms
    Throughput
    Adaptive algorithms
    Resource allocation
    Network-on-chip

    Virtualizing virtual channels for increased network-on-chip robustness and upgradeability

    Evripidou, M., Nicopoulos, C., Soteriou, V. S. & Kim, J., Oct 29 2012, Proceedings - 2012 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2012. p. 21-26 6 p. 6296442

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Routing algorithms
    Routers
    Hardware
    Network-on-chip
    Virtualization
    2011

    Intelligent on/off link management for on-chip networks

    Savva, A. G., Theocharides, T. & Soteriou, V. S., Sep 14 2011, Proceedings - 2011 IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2011. p. 343-344 2 p. 5992537

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Electric power utilization
    Neural networks
    Feedback
    Network-on-chip
    Power management
    2010

    A fine-grained link-level fault-tolerant mechanism for networks-on-chip

    Vitkovskiy, A., Soteriou, V. S. & Nicopoulos, C., Dec 1 2010, 2010 IEEE International Conference on Computer Design, ICCD 2010. p. 447-454 8 p. 5647663

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Routers
    Wire
    Data transfer
    Routing algorithms
    Tile

    An artificial neural network-based hotspot prediction mechanism for NoCs

    Kakoullit, E., Soteriou, V. S. & Theocharides, T., Oct 20 2010, Proceedings - IEEE Annual Symposium on VLSI, ISVLSI 2010. p. 339-344 6 p. 5572797

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Neural networks
    Routers
    Flow control
    Network-on-chip
    System-on-chip

    Design of a high-throughput distributed shared-buffer NoC router

    Ramanujam, R. S., Soteriou, V. S., Lin, B. & Peh, L. S., Aug 5 2010, NOCS 2010 - The 4th ACM/IEEE International Symposium on Networks-on-Chip. p. 69-78 10 p. 5507561

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Routers
    Throughput
    Network-on-chip
    Flow control
    Innovation
    2006

    A statistical traffic model for on-chip interconnection networks

    Soteriou, V. S., Wang, H. & Peh, L. S., Dec 1 2006, Proceedings - 14th IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems, MASCOTS 2006. p. 104-116 13 p. 1698542

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Traffic Model
    Interconnection Networks
    Statistical Model
    Chip
    Traffic

    High-level power analysis for multi-core chips

    Eisley, N., Soteriou, V. S. & Peh, L. S., Dec 1 2006, CASES 2006: International Conference on Compilers, Architecture and Synthesis for Embedded Systems. p. 389-400 12 p.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Communication
    Simulators
    Bandwidth
    Network-on-chip
    2005

    Software-directed power-aware interconnection networks

    Soteriou, V. S., Eisley, N. & Peh, L. S., Dec 23 2005, CASES 2005: International Conference on Compilers, Architecture, and Synthesis for Embedded Systems. p. 274-285 12 p.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Network performance
    Hardware
    Communication
    Computer systems
    Electric power utilization
    2003

    Dynamic power management for power optimization of interconnection networks using on/off links

    Soteriou, V. S. & Peh, L. S., Jan 1 2003, Proceedings - 11th Symposium on High Performance Interconnects, HOTI 2003. Institute of Electrical and Electronics Engineers Inc., p. 15-20 6 p. 1231472

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Topology
    Routing algorithms
    Adaptive algorithms
    Routers
    Electric power utilization