No photo of Siddharth Garg

Siddharth Garg

Assistant Professor

20042019
If you made any changes in Pure, your changes will be visible here soon.

Fingerprint Weighted list of dominant concepts in the researcher's publications (titles and abstracts).

  • 2 Similar Profiles
Silicon Engineering & Materials Science
Electric potential Engineering & Materials Science
Particle accelerators Engineering & Materials Science
Hardware Engineering & Materials Science
Integrated circuits Engineering & Materials Science
Intellectual property Engineering & Materials Science
Reverse engineering Engineering & Materials Science
Systolic arrays Engineering & Materials Science

Network Recent external collaboration on country level. Dive into details by clicking on the dots.

Research Output 2004 2019

A Concentration of Measure Approach to Database De-anonymization

Shirani, F., Garg, S. & Erkip, E., Jul 2019, 2019 IEEE International Symposium on Information Theory, ISIT 2019 - Proceedings. Institute of Electrical and Electronics Engineers Inc., p. 2748-2752 5 p. 8849392. (IEEE International Symposium on Information Theory - Proceedings; vol. 2019-July).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Concentration of Measure
Necessary Conditions
Law of large numbers
Joint Distribution
Converse

BadNets: Evaluating Backdooring Attacks on Deep Neural Networks

Gu, T., Liu, K., Dolan-Gavitt, B. & Garg, S., Jan 1 2019, In : IEEE Access. 7, p. 47230-47243 14 p., 8685687.

Research output: Contribution to journalArticle

Open Access
Neural networks
Classifiers
Detectors
Deep neural networks
Graphics processing unit

Compact: On-chip compression of activations for low power systolic array based CNN acceleration

Zhang, J., Raj, P., Zarar, S., Ambardekar, A. & Garg, S., Oct 2019, In : ACM Transactions on Embedded Computing Systems. 18, 5s, a47.

Research output: Contribution to journalArticle

Systolic arrays
Chemical activation
Neural networks
Particle accelerators
Network layers

Fault-tolerant Systolic Array Based Accelerators for Deep Neural Network Execution

Zhang, J. J., Basu, K. & Garg, S., Jan 1 2019, In : IEEE Design and Test.

Research output: Contribution to journalArticle

Systolic arrays
Particle accelerators
Tensors
Processing
Deep neural networks

INVITED: Building robust machine learning systems: Current progress, research challenges, and opportunities

Zhang, J. J., Liu, K., Khalid, F., Hanif, M. A., Rehman, S., Theocharides, T., Artussi, A., Shafique, M. & Garg, S., Jun 2 2019, Proceedings of the 56th Annual Design Automation Conference 2019, DAC 2019. Institute of Electrical and Electronics Engineers Inc., a175. (Proceedings - Design Automation Conference).

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Learning Systems
Learning systems
Machine Learning
Internet of Things
Autonomous Vehicles